WO2004100378A1 - Module d'oscillation de puce et son procede de verification - Google Patents

Module d'oscillation de puce et son procede de verification Download PDF

Info

Publication number
WO2004100378A1
WO2004100378A1 PCT/US2003/010758 US0310758W WO2004100378A1 WO 2004100378 A1 WO2004100378 A1 WO 2004100378A1 US 0310758 W US0310758 W US 0310758W WO 2004100378 A1 WO2004100378 A1 WO 2004100378A1
Authority
WO
WIPO (PCT)
Prior art keywords
set value
frequency set
frequency
controlled oscillator
digital controlled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2003/010758
Other languages
English (en)
Inventor
Chiu-Hao Cheng
Ming-Gwo Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zeroplus Technology Co Ltd
Original Assignee
Zeroplus Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zeroplus Technology Co Ltd filed Critical Zeroplus Technology Co Ltd
Priority to AU2003226322A priority Critical patent/AU2003226322A1/en
Priority to PCT/US2003/010758 priority patent/WO2004100378A1/fr
Publication of WO2004100378A1 publication Critical patent/WO2004100378A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L1/00Stabilisation of generator output against variations of physical values, e.g. power supply
    • H03L1/02Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only
    • H03L1/022Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only by indirect stabilisation, i.e. by generating an electrical correction signal which is a function of the temperature

Definitions

  • the present invention relates to a chip oscillator module
  • RC oscillators are commonly used in circuits that are not critical
  • FIG. 1 is a circuit diagram of the variable resistor control
  • Electric current is connected to at least one of the fuses F0,
  • the resistance value is
  • the present invention has been accomplished under the
  • oscillator module is comprised of a DCO (digital controlled
  • the frequency set value is programmed into
  • the programmable ROM for enabling the frequency set value to be
  • the digital controlled oscillator is comprised of a
  • oscillator is comprised of a voltage controlled oscillator and a
  • an addition address line is set up when two or more correct frequency
  • the user can set the address line and
  • the chip oscillator module verification method includes the steps of
  • verification frequency set value to be 1 , and the other bits to be 0;
  • step (f) if greater, or to following step (g) if smaller;
  • step (h) judging whether verification frequency set
  • step (b) if negative; (i) enabling the user to enable the write/read
  • FIG. 1 is a circuit diagram of the variable resistor
  • FIG 2 is a circuit block diagram of a chip oscillator module
  • FIG. 3 is a chip oscillator module verification flow
  • FIG. 4 is a circuit block diagram of a chip oscillator module
  • FIG. 5 is a circuit block diagram of a chip oscillator module
  • FIG. 6A is a first type chips test curve obtained according
  • FIG. 6B is a second type chips test curve obtained
  • a chip oscillator module 10 is shown
  • circuit 13 a programmable ROM (read only memory) 14, a register
  • the DCO 11 is adapted to
  • the selector circuit 13 is
  • the programmable ROM 14 is adapted to store the correct
  • the register 15 is adapted to store the verified
  • the communication interface 16 is
  • the present invention is to be used to verify the aforesaid chip
  • oscillator module 10 comprising the steps as follows :
  • the user sets the MSB (most significant bit) of the verification frequency set value to be 1 , and the other bits
  • step 690 proceed to step 690 if positive, or to step 650 if negative;
  • step 660 if greater, or to step 670 if
  • step 680
  • step 690 proceed to step 690 if positive, or return to step 620 if negative;
  • FIG. 4 is a circuit block diagram of the chip oscillator
  • circuit design and comprised of a DCO (digital controlled
  • the DCO 11 comprises a RC (resistance-capacitance)
  • 111 is adapted to generate an oscillation frequency subject to
  • adjustment variable resistor 112 is adapted to adjust the output
  • adjustment variable resistor 113 is adapted to adjust the output frequency of the RC oscillator 11 on a fine scale.
  • circuit 13 is controlled by the user to select the source for
  • the programmable ROM 14 is adapted to store
  • the register 15 is adapted to store
  • interface 16 is adapted to let frequency set value be passed to the
  • FIG. 5 is a circuit block diagram of the chip oscillator
  • ROM 14 a register 15, and a communication interface 16.
  • DCO 11 comprises a VCO (voltage controlled oscillator) 115, and a VCO (voltage controlled oscillator) 115.
  • the VCO 115 controls the oscillator's
  • the selector circuit 13 is
  • the programmable ROM 14 is adapted to store the correct
  • the register 15 is adapted to store verified
  • the communication interface 16 is
  • FIGS . 6 A and 6B are first type IC chips test curve
  • test curve of the first type IC chips was obtained by
  • test curve of the second type IC chips was
  • 5MHz and 3MHz are 15K ⁇ and 24.25K ⁇ respectively. 24.25K ⁇
  • variable resistor 112) 5.75K ⁇ , which is the resistance value of the
  • oscillated frequency depends upon the number of bits of the digital fine adjustment variable resistor 113. For example, if the digital
  • fine adjustment variable resistor 113 is of 10 bits, the precision
  • circuit 12 and a temperature compensation circuit 114 may be
  • module 10 can be made in the form of an independent electronic
  • the programmable ROM 14 can be used to store one or a
  • ROM 14 used to store a number of correct frequency set values
  • FIGS . 1-6 The chip oscillator module and its

Landscapes

  • Oscillators With Electromechanical Resonators (AREA)
  • Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)

Abstract

L'invention porte sur un module d'oscillation de puce (10) et sur son procédé de vérification, ce module étant constitué d'un oscillateur à commande numérique (11), d'un circuit de sélecteur (13), d'une mémoire ROM programmable (mémoire morte) (14), d'un registre (15) et d'une interface communication (16); une valeur de réglage de fréquence introduite est enregistrée dans le registre par l'interface de communication pour transférer l'oscillateur à commande numérique (11); lorsque la fréquence de sortie est évaluée incorrecte, une procédure de vérification de consigne de fréquence est effectuée; lorsque la fréquence de sortie est évaluée correcte, la consigne de fréquence est programmée dans la mémoire ROM programmable, permettant de transférer la consigne de fréquence vers l'oscillateur à commande numérique.
PCT/US2003/010758 2003-04-10 2003-04-10 Module d'oscillation de puce et son procede de verification Ceased WO2004100378A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2003226322A AU2003226322A1 (en) 2003-04-10 2003-04-10 Chip oscillator module and its verification method
PCT/US2003/010758 WO2004100378A1 (fr) 2003-04-10 2003-04-10 Module d'oscillation de puce et son procede de verification

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2003/010758 WO2004100378A1 (fr) 2003-04-10 2003-04-10 Module d'oscillation de puce et son procede de verification

Publications (1)

Publication Number Publication Date
WO2004100378A1 true WO2004100378A1 (fr) 2004-11-18

Family

ID=33434306

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/010758 Ceased WO2004100378A1 (fr) 2003-04-10 2003-04-10 Module d'oscillation de puce et son procede de verification

Country Status (2)

Country Link
AU (1) AU2003226322A1 (fr)
WO (1) WO2004100378A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113934598A (zh) * 2021-10-19 2022-01-14 湖南进芯电子科技有限公司 基于温度传感器的片内振荡器实时温度补偿修调方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5235293A (en) * 1992-06-30 1993-08-10 Hughes Aircraft Company Variable frequency microwave oscillator including digital phase shifter as tuning element
US5418751A (en) * 1993-09-29 1995-05-23 Texas Instruments Incorporated Variable frequency oscillator controlled EEPROM charge pump
US6404246B1 (en) * 2000-12-20 2002-06-11 Lexa Media, Inc. Precision clock synthesizer using RC oscillator and calibration circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5235293A (en) * 1992-06-30 1993-08-10 Hughes Aircraft Company Variable frequency microwave oscillator including digital phase shifter as tuning element
US5418751A (en) * 1993-09-29 1995-05-23 Texas Instruments Incorporated Variable frequency oscillator controlled EEPROM charge pump
US6404246B1 (en) * 2000-12-20 2002-06-11 Lexa Media, Inc. Precision clock synthesizer using RC oscillator and calibration circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113934598A (zh) * 2021-10-19 2022-01-14 湖南进芯电子科技有限公司 基于温度传感器的片内振荡器实时温度补偿修调方法

Also Published As

Publication number Publication date
AU2003226322A8 (en) 2004-11-26
AU2003226322A1 (en) 2004-11-26

Similar Documents

Publication Publication Date Title
US5994970A (en) Temperature compensated crystal oscillator
US6160458A (en) Temperature compensated crystal oscillator
US7477098B2 (en) Method and apparatus for tuning an active filter
US20030085741A1 (en) Circuit and method for trimming integrated circuits
WO2003063352A1 (fr) Procede et appareil de reglage de filtre
US20010048349A1 (en) Temperature compensated oscillator, its manufacturing method, and integrated circuit for temperature compensated oscillator
US7755398B2 (en) Time constant calibration device and related method thereof
TWI418964B (zh) 用於測試積體電路之產品測試系統
US7480578B2 (en) Configurable voltage regulator
US6356135B1 (en) Programmable electronic trim capacitor
US6888430B2 (en) Integrated radiofrequency circuit component having a trimming diode controlled by a trimming voltage provided by a D/A converter
US7116159B2 (en) Method and apparatus for adjusting an active filter
US6711082B1 (en) Method and implementation of an on-chip self refresh feature
WO2004100378A1 (fr) Module d'oscillation de puce et son procede de verification
US7071711B2 (en) Method and device for determining the ratio between an RC time constant in an integrated circuit and a set value
US6700390B2 (en) Adjustment and calibration system to store resistance settings to control chip/package resonance
US20030193373A1 (en) Tunable resonant circuit and voltage controlled oscillator using same
CN100470718C (zh) 用于存储电路校准信息的方法和装置
US6441671B1 (en) Digital trim capacitor programming
US6433658B1 (en) High Q structure
JP4286283B2 (ja) Ic装置及びic装置のプログラミング方法
CN111565026B (zh) 晶体振荡电路、电路板和电子设备
US20060290387A1 (en) Integrated semiconductor memory
US7199676B2 (en) Frequency adjustment circuit
KR100266720B1 (ko) 집적 회로에 탑재된 발진기의 주파수를 조정하는 방법 및 장치

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP