WO2008024661A1 - Processeur ayant de multiples sources d'instructions et modes d'exécution - Google Patents

Processeur ayant de multiples sources d'instructions et modes d'exécution Download PDF

Info

Publication number
WO2008024661A1
WO2008024661A1 PCT/US2007/076038 US2007076038W WO2008024661A1 WO 2008024661 A1 WO2008024661 A1 WO 2008024661A1 US 2007076038 W US2007076038 W US 2007076038W WO 2008024661 A1 WO2008024661 A1 WO 2008024661A1
Authority
WO
WIPO (PCT)
Prior art keywords
processor
instruction
channel
memory
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2007/076038
Other languages
English (en)
Inventor
Anthony Mark Jones
Paul M. Wasson
Michael R. Butts
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ambric Inc
Original Assignee
Ambric Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/672,450 external-priority patent/US20070169022A1/en
Application filed by Ambric Inc filed Critical Ambric Inc
Priority to EP07800122A priority Critical patent/EP2057554A1/fr
Publication of WO2008024661A1 publication Critical patent/WO2008024661A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30054—Unconditional branch instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a secondary processor, e.g. coprocessor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • G06F9/3891—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute organised in groups of units sharing resources, e.g. clusters

Definitions

  • This disclosure relates to an integrated circuit, and, more particularly, to a processor that has multiple sources of instructions and multiple methods of execution.
  • BACKGROUND Processors are well known. Processor and microprocessor are generic terms for an integrated circuit that can perform operations for a wide range of applications.
  • FIG. 1 illustrates standard components of a simple microprocessor 20.
  • Microprocessor 20 includes an internal data bus 22 connected to a set of data buffers 24.
  • the data buffers 24 transfer data and instructions across the internal bus 22 into a random access memory (RAM) 40 for use by the microprocessor 20.
  • RAM random access memory
  • Also coupled to the RAM 40 is an instruction register 26, which temporarily stores an instruction for the microprocessor 20.
  • the instructions are fetched from the instruction register 26 into an instruction decoder 28, which determines a sequence of micro-operations that the microprocessor 20 performs to complete the instruction.
  • the actual execution is performed in an execution unit 30, which may include one or more Arithmetic Logic
  • ALUs Address Translation Units
  • a set of registers 34 is coupled to the instruction decoder 28, the execution unit 30, and the internal bus 22.
  • a program counter 38 keeps track of which instruction will be used next and accepts inputs from both the instruction decoder 28 and the execution unit 30. Timing and control of the microprocessor 20 is performed by a timing/control block 36.
  • Newer processors may include vastly expanded execution units, for instance units having very deep stage instruction pipelines. Other variations such as multiple internal buses and expanded memories (including multi-level cache memories) may also be present. Though these other options may be present, the standard components and structure of the instruction register and decode remain unchanged in standard processors.
  • Embodiments of the invention address these and other limitations in the prior art.
  • FIG. 1 is a block diagram of a conventional simple microprocessor.
  • FIG. 2 is a block diagram of an integrated circuit platform formed of a central collection of tessellated operating units surrounded by I/O circuitry according to embodiments of the invention.
  • FIG. 3 is a block diagram illustrating several groups of processing units used to make the operating units of FIG. 2 according to embodiments of the invention.
  • FIG. 4 is a block diagram of a data/protocol register used to connect various components within and between the processing units of FIG. 3.
  • FIG. 5 is a block diagram of details of an example compute unit illustrated in FIG. 3 according to embodiments of the invention.
  • FIG. 6 is a block diagram of an example processor included in the compute unit of FIG. 5.
  • FIG. 7 is an example flow diagram illustrating methods of switching execution modes in a processor according to embodiments of the invention.
  • FIG. 2 illustrates an example tessellated multi-element processor platform 100 according to embodiments of the invention.
  • a core 112 of multiple tiles 120 that are arranged and placed according to available space and size of the core 112.
  • the tiles 120 are interconnected by communication data lines 122 that can include protocol registers as described below.
  • the platform 100 includes Input/Output (I/O) blocks 114 placed around the periphery of the platform 100.
  • the I/O 114 blocks are coupled to some of the tiles 120 and provide communication paths between the tiles 120 and elements outside of the platform 100.
  • the I/O blocks 114 are illustrated as being around the periphery of the platform 100, in practice the blocks 114 may be placed anywhere within the platform 100.
  • Standard communication protocols such as Peripheral Component Interface Express (PCIe), Dynamic Data Rate Two Synchronous Dynamic Random Access Memory interface (DDR2), or simple hardwired input/output wires, for instance, could be connected to the platform 100 by including particularized I/O blocks 1 14 structured to perform the particular protocols required to connect to other devices.
  • PCIe Peripheral Component Interface Express
  • DDR2 Dynamic Data Rate Two Synchronous Dynamic Random Access Memory interface
  • simple hardwired input/output wires for instance
  • the number and placement of tiles 120 may be dictated by the size and shape of the core 112, as well as external factors, such as cost. Although only sixteen tiles 120 are illustrated in FIG. 2, the actual number of tiles placed within the platform 100 may change depending on multiple factors. For instance, as process technologies scale smaller, more tiles 120 may fit within the core 112. In some instances, the number of tiles 120 may be purposely be kept small to reduce the overall cost of the platform 100, or to scale the computing power of the platform 100 to desired applications. In addition, although the tiles 120 are illustrated as being equal in number in the horizontal and vertical directions, yielding a square platform 100, there may be more tiles in one direction than another, and may be shaped to accommodate additional, non tiled elements. Thus, platforms 100 with any number of tiles 120, even one, in any geometrical configuration are specifically contemplated. Further, although only one type of tile 120 is illustrated in FIG. 1, different types and numbers of tiles may be integrated within a single processor platform 100.
  • Tiles 120 may be homogenous or heterogenous. In some instances the tiles 120 may include different components. They may be identical copies of one another or they may include the same components packed differently.
  • FIG. 3 illustrates components of example tiles 210 of the platform 100 illustrated in FIG. 2. In this figure, four tiles 210 are illustrated. The components illustrated in FIG. 3 could also be thought of as one, two, four, or eight tiles 120, each having a different number of processor-memory pairs. For the remainder of this document, however, a tile will be referred to as illustrated by the delineation in FIG. 3, having two processor-memory pairs. In the system described, there are two types of tiles illustrated, one with processors in the upper-left and lower-right corners, and another with processors in the upper-right and lower-left corners.
  • an example tile 210 includes processor or "compute" units 230 and "memory" units 240.
  • the compute units 230 include mostly computing resources, while the memory units 240 include mostly memory resources. There may be, however, some memory components within the compute unit 230 and some computing components within the memory unit 240. In this configuration, each compute unit 230 is directly attached to one memory unit 240, although it is possible for any compute unit to communicate with any memory unit within the platform 100 ( Figure 2).
  • Data communication lines 222 connect units 230, 240 to each other as well as to units in other tiles. Detailed description of components with the compute units 230 and memory units 240 begins with FIG. 5 below.
  • FIG. 4 is a block diagram illustrating a data/protocol register 300, the function and operation of which is described in U.S. application 10/871,347, referred to above.
  • the register 300 includes a set of storage elements between an input interface and an output interface.
  • the input interface uses an accept/valid data pair to control the flow of data.
  • the register 300 moves data stored in sections 302 and 308 to the output datapath, and new data is stored in 302, 308. Further, if outjvalid is de-asserted, the register 300 continues to accept new data, overwriting the invalid data in 302, 308.
  • This push-pull protocol register 300 is locally self-synchronizing in that it only sends if the data is valid and the output datapath is ready to accept it. Likewise, if the protocol register 300 is not ready to take data, it de-asserts the in_accept signal, which informs the previous stages that the register 300 cannot take the next data value.
  • the packetjd value stored in the section 308 is a single bit and operates to indicate that the data stored in the section 302 is in a particular packet, group or word of data.
  • a LOW value of the packet_id indicates that it is the last word in a message packet. All other words in the packet would have a HIGH value for packet__id.
  • the first word in a message packet can be determined by detecting a HIGH packetjd value that immediately follows a LOW value for the word that precedes the current word.
  • the first HIGH value for the packetjd that follows a LOW value for a preceding packet_id indicates the first word in a message packet.
  • the width of the data storage section 302 can vary based on implementation requirements. Typical widths would include powers of two such as 4, 8, 16, and 32 bits.
  • the data communication lines 222 could include a register 300 at each end of each of the communication lines. Because of the local self-synchronizing nature of register 300, additional registers 300 could be inserted anywhere along the communication lines without changing the operation of the communication.
  • FIG. 5 illustrates a set of example elements forming an illustrative compute unit 400 which could be the same or similar to the compute 230 of FIG. 3. Tn this example, there are two minor processors 432 and two major processors 434.
  • the major processors 434 have a richer instruction set and include more local storage than the minor processors 432, and are structured to perform mathematically intensive computations.
  • the minor processors 432 are more simple compute units than the major processors 434, and are structured to prepare instructions and data so that the major processors can operate efficiently and expediently.
  • each of the processors 432, 434 may include an execution unit, an Arithmetic Logic Unit (ALU), RAM, a set of Input/Output circuitry, and a set of registers.
  • ALU Arithmetic Logic Unit
  • the RAM of the minor processors 432 may total 64 words of instruction memory while the major processors include 256 words, for instance.
  • Communication channels 436 may be the same or similar to the data communication lines 222 of FlG. 3, which may include the data registers 300 of FIG. 4.
  • FIG. 6 illustrates an example processor 500 that could be an implementation of the minor processor 432 of FIG. 5.
  • Major components of the example processor 500 include input channels 502, 522, 523, output channels 520, 540. Channels may be the same or similar to those described in U.S. patent application 11/458,061, referred to above. Additionally the processor 500 includes an ALU 530, registers 532, internal RAM 514, and an instruction decoder 510.
  • the ALU contains functions such as an adder, logical functions, and a multiplexer.
  • the RAM 514 is a small local memory that can contain any mixture of instructions and data. Instructions may be 16 or 32 bits wide, for instance.
  • the processor 500 has two execution modes: Execute-From-Channel (channel execution) and Exccute-From-Memory (memory execution), as described in detail below.
  • the processor 500 fetches and executes instructions from the RAM 514, which is the conventional mode of processor operation, as described with reference to FIG. 1 above.
  • instructions are retrieved from the RAM 514, decoded in the decoder 510, and executed in a conventional manner by the ALU or other hardware in the processor 500.
  • channel execution mode the processor 500 operates on instructions sent by an external process that is separate from the processor 500. These instructions are transmitted to the processor 500 over an input channel, for example the input channel 502.
  • the original source for the code transmitted over the channel 502 is very flexible.
  • the external process may simply stream instructions that are stored in an external memory, for example one of the memories 240 of FIG. 3 that is either directly connected to or distant from the particular processor.
  • memories within any of the tiles 120 could be the source of instructions. Still referring to FlG. 2, the instructions may even be stored outside of the core 112 (for example stored on an external memory) and routed to the particular processor through one of the I/O blocks 114. In other embodiments the external process may generate the instructions itself, and not retrieve instructions that have been previously stored. Channel execution mode extends the program size indefinitely, which would otherwise be limited by the size of the RAM 514.
  • a map register 506 allows a particular physical connection to be named as the input channel 502.
  • the input channel 502 may be an output of a multiplexer (not shown) having multiple inputs.
  • a value in the map register 506 selects which of the multiple inputs is used as the input channel 502.
  • the same code can be used independent of the physical connections.
  • the processor 500 receives a linear stream of instructions directly from the input channel 502, one at a time, in execution order.
  • the decoder 510 accepts the instructions, decodes them, and executes them in a conventional manner, with some exceptions described below.
  • the processor 500 does not require that the streamed instructions are first stored in RAM 514 before used, which would potentially destroy values in RAM 514 stored before execute-from-channel was started.
  • the instructions from the input channel 502 are stored in an instruction register 511, in the order in which they are received from the input channel 502.
  • An input channel 502 may be one formed by data/protocol registers 300 such as that illustrated in FIG. 4.
  • the data held in register 302 would be an instruction destined for execution by the processor 500.
  • each data word stored in the register 302 may be a single instruction, a part of a larger instruction, or multiple separate instructions.
  • the label "input channel” may include any form of processor instruction delivery mechanism that is different than reading data from the RAM 514. Because of the backpressure flow control mechanisms built into each data/protocol register 300 (FIG. 4), the processor 500 controls the rate at which instructions flow into the processor through the input channel 502. For instance, the processor 500 may be able to accept a new instruction on every clock cycle.
  • the processor 500 may need more than one clock cycle to perform some of the instructions received from the input channel 502. Tn that case, an input controller 504 of the processor 500 would de-asscrt an "accept" signal, stopping the flow of instructions. When the processor 500 is next able to accept a further instruction, the input controller 504 asserts its accept signal, and the next instruction is taken from the input channel 502.
  • Specialized instructions for the processor 500 allow the processor to change from one execution mode to another, e.g., from memory execution mode to channel execution mode, or vice-versa.
  • a mode-switching instruction is callch, which forces the processor to stop executing from memory and switch to channel execution.
  • callch When a callch instruction is executed by the processor 500, the states of the program counter 508 and mode register 513 are stored in a link register 550. Additionally, a mode bit is written into a mode register 513, which in turn causes a selector 512 to get its next instruction from the input channel 502.
  • a return instruction changes the processor 500 back to the memory execution mode by re-loading the program counter 508 and mode register 513 to the states stored in the link register 550. If a return instruction follows a callch instruction, the re-loaded mode register 513 will switch the selector 512 back to receive its input from the RAM 514.
  • While the processor 500 is in channel execution mode, two other instructions, jump and call, automatically cause the processor to switch back to memory execution mode.
  • the states of the program counter 508 and mode register 513 are stored in a link register 550. Additionally, a mode bit is written into a mode register 513, which in turn causes a selector 512 to receive its input from the RAM 514. Because instructions from the input channel 502 are received as a single stream, and it is impossible to jump arbitrarily within the stream, boih jump and call are interpreted as memory execution modes. Thus, if the processor 500 is in channel execution mode and executes a jump or call instruction, the processor 500 switches back to memory execution mode.
  • FIG. 7 illustrates an example of switching execution modes.
  • a flow 600 begins with a processor 500 in memory execution mode in a process 610, executing local code.
  • a callch instruction is executed in process 612, which switches the processor to channel execution mode.
  • the state of the program counter 508 and mode register 513 are stored in the link register 550, and the mode register 513 is updated to reflect the new operation mode.
  • the new link register 550 contents are saved in, for example, one of the registers 532, for later use, in a process 614.
  • the processor 500 operates from instructions from the input channel 502.
  • the programmer can load those instructions to a particular location in the RAM 514 in a process 616, and then call that location for execution in a process 618. Because the call instruction is by definition a memory execution mode process, the process 618 changes the mode register 513 to reflect that the processor 500 is back in memory execution mode, and the called instructions are executed in a process 620. After completing the called instructions, a return instruction while in memory execution mode causes the processor 500 to switch back to channel execution mode in a process 622. When back in channel execution mode, the process 624 restores the link register 550 to the state previously stored in the process 614. Next instructions are performed as usual in a process 626. Eventually, when the programmer wishes to change back to memory execution, another return instruction is issued in a process 628, which returns the processor 500 back to memory execution mode.
  • the call instruction is by definition a memory execution mode process
  • the process 618 changes the mode register 513 to reflect that the processor 500 is back in memory execution mode, and the called instructions are executed in a process 620.
  • branching instruction flow while in channel execution mode is limited as well. Because the instruction stream from the input channel 502 only moves in a forward direction, only forward branching instructions are allowed in channel execution mode. Non-compliant or intervening instructions are ignored. In some embodiments of the invention, executing the branch command does not switch execution modes of the processor 500.
  • multi-instruction loops that can be easily managed in the typical memory execution cannot be managed by a linear stream of instructions. Therefore, in channel execution mode, only loops of a single instruction can be considered legal instructions without extra buffering. Thus, looping a single instruction is the equivalent to executing a single instruction multiple times.
  • all of the processors 500 throughout the entire core 112 are initialized to start in channel execution mode. This allows an entire system to be booted and configured using temporary instructions streamed from an external source. Tn operation, when the core 112 is originally powered or reset, each of the processors throughout the core executes a callch instruction, which simply waits until a first configuration instruction is streamed in from the input channel 502.
  • This mechanism has a number of advantages over traditional processor configuration code. For instance, there is no special hardware- specific loading mechanisms needed to be linked in at compile time, the configuration can be as large or complex as desired, and yet consumes no local memory of the processor.
  • Another mode of operation uses a fork element 516 of FIG. 6 to duplicate instructions. If the mapping register 518 is appropriately set, code duplicated by the fork 516 is sent to the output register 520.
  • the output register 520 of a particular processor 500 may connect to an input channel 502 of another processor.
  • SIMD Single Instruction Multiple Data
  • the synchronization of such a SIMD multi-processor system can be effected either implicitly through the topology of how the configuration instructions flow, or explicitly using transmitted messages on other channels by placing channel reads and writes in the configuration instructions.
  • Various components of the processor 500 may be used to support the ability of the processor to support having two execution modes. For example, instructions or data from an input channel 522 can be directly loaded into the RAM 514 by appropriately setting selectors 566, and 546. Further, any data or instructions generated by the ALU 530, registers 532, or an incrementing register 534 can be directly stored in the RAM 514. Additionally, a "previous" register 526 stores data from a previous processing cycle, which can also be stored into the RAM 514 by appropriately setting the selectors 566 and 546. In essence, any of the data storage elements or processing elements of the processor 500 can be arranged to store data and/or instructions into the RAM 514, for further operation by other execution elements in the processor. All of these procedures directly support the memory execution mode for the processor 500. When this flexibility of memory execution mode is combined with the ability to execute instructions directly from an input channel, it is possible to program the processor very efficiently and effectively in normal operation.
  • Processor architecture can vary widely, and specific implementations described herein are not the only way to implement the invention. For instance, sizes of the RAM, registers, and configuration of ALUS, and architecture of various data and operation paths may all be variables left up to the implementation engineer.
  • the major processor 434 of FIG. 5 could have several and pipelined ALUs, double width instruction set, larger RAM, and additional registers as compared to the processor 500 of FIG. 6, yet still include all of the components to implement a multi- source processing system that accords to embodiments of the invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

L'invention concerne un processeur qui inclut le mode standard d'exécution d'instructions à partir de la mémoire stockée mais aussi un mode d'exécution à partir d'une source d'instructions distincte. Un sélecteur programmable détermine la source, et peut être automatiquement programmé selon des instructions particulières. La transmission en continu des instructions depuis l'extérieur du processeur donne la possibilité d'avoir un espace programme infini. De plus, des processeurs d'amorçage dans ce mode d'exécution permettent aux systèmes d'être configurés à partir de sources externes.
PCT/US2007/076038 2006-08-20 2007-08-15 Processeur ayant de multiples sources d'instructions et modes d'exécution Ceased WO2008024661A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP07800122A EP2057554A1 (fr) 2006-08-20 2007-08-15 Processeur ayant de multiples sources d'instructions et modes d'exécution

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US83903606P 2006-08-20 2006-08-20
US60/839,036 2006-08-20
US11/672,450 US20070169022A1 (en) 2003-06-18 2007-02-07 Processor having multiple instruction sources and execution modes
US11/672,450 2007-02-07

Publications (1)

Publication Number Publication Date
WO2008024661A1 true WO2008024661A1 (fr) 2008-02-28

Family

ID=38671005

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/076038 Ceased WO2008024661A1 (fr) 2006-08-20 2007-08-15 Processeur ayant de multiples sources d'instructions et modes d'exécution

Country Status (2)

Country Link
EP (1) EP2057554A1 (fr)
WO (1) WO2008024661A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2938943A1 (fr) * 2008-11-21 2010-05-28 Thales Sa Systeme multiprocesseur.

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5475856A (en) * 1991-11-27 1995-12-12 International Business Machines Corporation Dynamic multi-mode parallel processing array
US5680597A (en) * 1995-01-26 1997-10-21 International Business Machines Corporation System with flexible local control for modifying same instruction partially in different processor of a SIMD computer system to execute dissimilar sequences of instructions
US20010032305A1 (en) * 2000-02-24 2001-10-18 Barry Edwin F. Methods and apparatus for dual-use coprocessing/debug interface

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5475856A (en) * 1991-11-27 1995-12-12 International Business Machines Corporation Dynamic multi-mode parallel processing array
US5680597A (en) * 1995-01-26 1997-10-21 International Business Machines Corporation System with flexible local control for modifying same instruction partially in different processor of a SIMD computer system to execute dissimilar sequences of instructions
US20010032305A1 (en) * 2000-02-24 2001-10-18 Barry Edwin F. Methods and apparatus for dual-use coprocessing/debug interface

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
GUERRIER P ET AL: "A Generic Architecture for On-Chip Packet-Switched Interconnections", IEEE, 27 March 2000 (2000-03-27), pages 250 - 256, XP010377472 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2938943A1 (fr) * 2008-11-21 2010-05-28 Thales Sa Systeme multiprocesseur.
EP2192482A1 (fr) * 2008-11-21 2010-06-02 Thales Système multiprocessor sur puce

Also Published As

Publication number Publication date
EP2057554A1 (fr) 2009-05-13

Similar Documents

Publication Publication Date Title
US6581152B2 (en) Methods and apparatus for instruction addressing in indirect VLIW processors
US6216223B1 (en) Methods and apparatus to dynamically reconfigure the instruction pipeline of an indirect very long instruction word scalable processor
US6434689B2 (en) Data processing unit with interface for sharing registers by a processor and a coprocessor
US10678541B2 (en) Processors having fully-connected interconnects shared by vector conflict instructions and permute instructions
EP1124181B1 (fr) Appareil de traitement de données
EP2224345A2 (fr) Système de traitement avec procésseurs et éléments de communication intercalés
EP1512068B1 (fr) Acces a une memoire large
EP1267256A2 (fr) Exécution conditionnelle d'instructions à destinations multiples
US5887129A (en) Asynchronous data processing apparatus
US20170147345A1 (en) Multiple operation interface to shared coprocessor
KR20040016829A (ko) 파이프라인식 프로세서에서의 예외 취급 방법, 장치 및시스템
KR20040005944A (ko) 재구성가능 칩
JPH08241291A (ja) プロセッサ
JPH0786845B2 (ja) データ処理装置
KR100280501B1 (ko) 데이터 처리장치의 사용자 프로그래머블회로
US8103866B2 (en) System for reconfiguring a processor array
US6694385B1 (en) Configuration bus reconfigurable/reprogrammable interface for expanded direct memory access processor
US20080235490A1 (en) System for configuring a processor array
US8402251B2 (en) Selecting configuration memory address for execution circuit conditionally based on input address or computation result of preceding execution circuit as address
JP3790626B2 (ja) デュアルワードまたは複数命令をフェッチしかつ発行する方法および装置
US7237088B2 (en) Methods and apparatus for providing context switching between software tasks with reconfigurable control
KR100431975B1 (ko) 분기에의한중단이없는파이프라인방식의마이크로프로세서를위한다중명령디스패치시스템
US20070169022A1 (en) Processor having multiple instruction sources and execution modes
EP1122688A1 (fr) Appareil et méthode pour le traitement de données
US6654870B1 (en) Methods and apparatus for establishing port priority functions in a VLIW processor

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07800122

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2007800122

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: RU