WO2010151604A2 - Methods for fabricating passivated silicon nanowires and devices thus obtained - Google Patents

Methods for fabricating passivated silicon nanowires and devices thus obtained Download PDF

Info

Publication number
WO2010151604A2
WO2010151604A2 PCT/US2010/039702 US2010039702W WO2010151604A2 WO 2010151604 A2 WO2010151604 A2 WO 2010151604A2 US 2010039702 W US2010039702 W US 2010039702W WO 2010151604 A2 WO2010151604 A2 WO 2010151604A2
Authority
WO
WIPO (PCT)
Prior art keywords
nanoscale
conductive layer
arrangement
insulator
structures
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2010/039702
Other languages
French (fr)
Other versions
WO2010151604A3 (en
Inventor
Axel Scherer
Sameer Walavalkar
Michael D. Henry
Andrew P. Homyk
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
California Institute of Technology
Original Assignee
California Institute of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by California Institute of Technology filed Critical California Institute of Technology
Priority to EP10792619.8A priority Critical patent/EP2446467A4/en
Priority to JP2012517704A priority patent/JP5763629B2/en
Publication of WO2010151604A2 publication Critical patent/WO2010151604A2/en
Publication of WO2010151604A3 publication Critical patent/WO2010151604A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00—Manufacture or treatment of nanostructures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/014—Manufacture or treatment of FETs having zero-dimensional [0D] or one-dimensional [1D] channels, e.g. quantum wire FETs, single-electron transistors [SET] or Coulomb blockade transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/025—Manufacture or treatment of FETs having insulated gates [IGFET] of vertical IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/43—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having one-dimensional [1D] charge carrier gas channels, e.g. quantum wire FETs or transistors having 1D quantum-confined channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/63—Vertical IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
    • H10D62/122—Nanowire, nanosheet or nanotube semiconductor bodies oriented at angles to substrates, e.g. perpendicular to substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/205—Nanosized electrodes, e.g. nanowire electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/817—Bodies characterised by the crystal structures or orientations, e.g. polycrystalline, amorphous or porous
    • H10H20/818—Bodies characterised by the crystal structures or orientations, e.g. polycrystalline, amorphous or porous within the light-emitting regions
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less

Definitions

  • the present disclosure relates to silicon nanowires. Moreover in particular, it relates to methods for fabricating passivated silicon nanowires and devices thus obtained.
  • a method for fabricating an electronic arrangement comprising providing one or more nanoscale pillars, coating the one or more nanoscale pillars with an insulator, depositing a first conductive layer on the insulator, coating a portion of the first conductive layer with a dielectric, removing an end portion of the first conductive layer and the insulator, thereby making electrically accessible a portion of the one or more nanoscale pillars, and depositing a second conductive layer on the dielectric, the second conductive layer contacting the electrically accessible portion of the one or more nanoscale pillars.
  • a method for fabricating an electronic arrangement comprising providing one or more nanoscale pillars, coating the one or more nanoscale pillars with an insulator, coating the insulator with a dielectric, removing an end portion of the insulator, thereby making electrically accessible a portion of the one or more nanoscale pillars, and depositing a conductive layer on the dielectric, the conductive layer contacting the electrically accessible portion of the one or more nanoscale pillars.
  • a method for fabricating an electronic arrangement comprising providing one or more nanoscale pillars, coating the one or more nanoscale pillars with an insulator, removing the insulator portion in contact with the nanoscale pillar, coating remaining insulator portion and an exposed portion of the nanoscaole pillar with a first conductive layer, coating the conductive layer with a dielectric, removing an end portion of the first conductive layer, thereby making electrically accessible a portion of the one or more nanoscale pillars, and depositing a second conductive layer on the dielectric, the second conductive layer contacting the electrically accessible portion of the one or more nanoscale pillars.
  • an electronic arrangement comprising a plurality of insulator covered semiconductor nanoscale pillar structures substantially perpendicular to a planar surface, and a conductive layer coated on the insulator covered semiconductor nanoscale pillar structures.
  • an electronic arrangement comprising an insulator covered semiconductor substrate, a plurality of nanoscale pillar structures on the substrate, substantially perpendicular to a planar surface, and a conductive layer covering the insulator and the nanoscale pillar structures, wherein the conductive layer is devoid of an end portion thereof, so that end portions of the nanoscale pillar structures are electrically accessible.
  • FIGS IA- IF shows fabrication steps of a gate on a nanoscale pillar in accordance with an embodiment of the present disclosure.
  • FIGS IA- IF shows fabrication steps of a gate on a nanoscale pillar in accordance with an embodiment of the present disclosure.
  • FIG. IA shows an exemplary nanoscale pillar substrate.
  • FIG. IB shows an exemplary insulator passivated nanoscale pillar.
  • FIG. 1C shows an exemplary insulator passivated nanoscale pillar coated with a first conductor.
  • FIG. ID shows an exemplary insulator passivated nanoscale pillar coated with the first conductor, wherein the conductor is coated with a dielectric.
  • FIG. IE shows an exemplary insulator passivated nanoscale pillar coated with the first conductor, wherein the first conductor is coated with a dielectric, and an end portion of the first conductor exposed above the dielectric is removed.
  • FIG. IF shows an exemplary insulator passivated nanoscale pillar coated with the first conductor, wherein the first conductor is coated with a dielectric, and an end portion of the first conductor exposed above the dielectric is removed, and the exposed end portion of the nanoscale pillar and conductor are coated with a second conductor.
  • FIGS 2A-2E shows fabrication steps of a metal contact on a nanoscale pillar in accordance with a further embodiment of the present disclosure.
  • FIGS 2A-2E shows fabrication steps of a metal contact on a nanoscale pillar in accordance with a further embodiment of the present disclosure.
  • FIG. 2A shows an exemplary nanoscale pillar substrate.
  • FIG. 2B shows an exemplary insulator passivated nanoscale pillar.
  • FIG. 2C shows an exemplary insulator passivated nanoscale pillar coated with a dielectric.
  • FIG. 2D shows an exemplary insulator passivated nanoscale pillar coated with a dielectric, and an end portion of the nanoscale pillar protrudes from a removed portion of the insulator, above the dielectric.
  • FIG. 2E shows an exemplary insulator passivated nanoscale pillar, wherein the insulator is coated with a dielectric, and the exposed portion of the end portion of the insulator and the nanoscale pillar are coated with a conductor.
  • FIG. 3A-3F show fabrication steps of a gate on a metal-semiconductor (MES) nanoscale pillar in accordance with a further embodiment of the present disclosure.
  • MES metal-semiconductor
  • FIG. 3A shows an exemplary nanoscale pillar substrate.
  • FIG. 3B shows an exemplary insulator passivated nanoscale pillar.
  • FIG. 3C shows an exemplary insulator passivated nanoscale pillar, wherein the nanoscale pillar and portions of the insulator are coated with a first conductive layer.
  • FIG. 3D shows an exemplary insulator passivated nanoscale pillar, wherein the first conductive layer is coated by a dielectric.
  • FIG. 3E shows an exemplary insulator passivated nanoscale pillar, wherein a portion of the first conductive layer protruding from the dielectric is removed.
  • FIG. 3F shows and exemplary insulator passivated nanoscale pillar, wherein a second conductive layer is coated on the protruding portion of the nanoscale pillar and the dielectric.
  • Nanoscale size pillars can be fabricated by way of example and not of limitation, by performing standard photolithographic or electron-beam lithographic techniques, self-assembly to prepare masks for arrays, use of lithography to pattern catalysts and bottom-up techniques such as vapor-liquid- solid (VLS) growth instead of etching.
  • VLS vapor-liquid- solid
  • the term 'nanoscale' is defined herein to be any structure between 1 nm and 500 nm in width.
  • the term 'pillar' is defined as a substantially upright shaft where the height is much greater than the width, e.g., 5-10 times greater than the width.
  • Photolithography is a process used in microscale fabrication to selectively remove parts of a film or bulk of a substrate. It uses light to transfer a geometric pattern from a photo mask to a light-sensitive chemical called a photo resist on the substrate.
  • electron beam lithography is a process where a beam of electrons are scanned in a patterned fashion to the electron-beam resist. This is followed by a series of chemical treatments in a process similar to dark room processing for photography.
  • the photo or electron-beam resists can be utilized as a mask directly, or utilized to pattern a harder mask which can have better resilience as compared to masking directly.
  • the applicants utilized an electron-beam resist to fabricate a patterned aluminum oxide (alumina) mask, then removed the electron-beam resist and utilized the patterned alumina during etching.
  • Lithography and highly anisotropic etching enables a routine fabrication of 30-50 nm nanostructures in silicon with over 40:1 aspect ratios.
  • Such structures can be further reduced in diameter by a subsequent thermal oxidation, wherein the oxidation process can be designed to self-terminate such that nanoscale pillars below 10 nm in width can be defined, allowing wide processing latitude. Additionally, control of the oxidation process can produce silicon channels which are strained.
  • the nanoscale pillars can be fabricated with tight control over gate length by initially fabricating the nanoscale pillars to a length substantially taller than required, then depositing a precisely controlled protective spacer layer, and subsequently cleaving or polishing the protruding portions of the nanoscale pillars to obtain tightly controlled gate lengths. Controlling the thickness of the protective spacer layer can be accomplished with a higher degree of precision as compared to defining lithographic features at nanoscale levels. The applicants used transmission and scanning electron microscopy to observe the nanoscale pillars.
  • FIGS. 1A-1F show various steps of fabricating a passivated nanoscale electronic component in accordance with the disclosure.
  • the person skilled in the art will understand that the number of such steps is only indicative and that the process can occur in more or fewer steps according to the various embodiments.
  • the term 'pillar' intends to indicate nanoscale pillars.
  • FIG. IA is a cross-sectional view of a patterned, or etched substrate (10) comprising a substantially vertical nanoscale pillar (20).
  • the substrate (10) and the pillar (20) are made of silicon (Si).
  • the vertical nanoscale pillars can be fabricated on silicon-on-insulator (SOI) instead of bulk silicon structure.
  • FIG. IB is a further cross-sectional view where the substrate (10) and the pillar (20) are covered by an insulator or oxide layer (30), e.g., silicon dioxide (SiO 2 ) or other dielectrics.
  • an insulator or oxide layer (30) e.g., silicon dioxide (SiO 2 ) or other dielectrics.
  • a conductor can be utilized instead of an insulator in direct contact with the substrate to produce a metal-semiconductor (MES) structure useful for a MES Field- Effect Transistor (MESFET).
  • MES metal-semiconductor
  • the oxidation process introduces volume expansion within the nanoscale pillars where the vertical nanoscale pillar structure further enables significant volume expansion in a lateral and vertical direction. Exposing the silicon embedded in the oxide to very high strain (e.g., 2.5-3.0%) enhances the ability of this device to efficiently emit light which can be utilized, for example, for opto-electronic switching.
  • FIG. 1C is a further cross- sectional view where the oxide layer (30) on the substrate (10) and the pillar (20) are covered by a layer of a first conductive material (40), e.g., gold (Au) or silver (Ag).
  • a first conductive material e.g., gold (Au) or silver (Ag).
  • the first conductive materal can introduce electrostatic gates on an exterior perimeter and an end portion of the pillar (20) to modulate the conductivity and defines a vertical conductive layer (40) - oxide (30) - semiconductor (20) (MOS) structure.
  • Such embodiment features a very low threshold voltage (e.g., on the order of 0.5 V) and high on/off ratio with low sub-threshold slopes (e.g., less than 60 mV/decade), as the first conductive layer (40) can be deposited to surround the silicon nanoscale pillar (20) on all sides, thereby enabling electrostatic control of a channel.
  • a very low threshold voltage e.g., on the order of 0.5 V
  • high on/off ratio with low sub-threshold slopes e.g., less than 60 mV/decade
  • FIG. ID is a further cross-sectional view where a portion of the first conductive layer (40) on the oxide layer (30) on a vertical portion of the pillar (20) is coated by a layer of a dielectric material (50), e.g., photo resist, benzocyclobutene (BCB), or poly methyl methacrylate (PMMA).
  • a dielectric material e.g., photo resist, benzocyclobutene (BCB), or poly methyl methacrylate (PMMA).
  • the dielectric material (50) protects the covered portions of the first conductive layer (40) and the oxide layer (30) to allow selective removal of the first conductive layer (40) and the oxide layer (30) in the next step.
  • FIG. IE is a further cross-sectional view where the unprotected portions of the oxide (31) and the first conductive layer (51) from FIG. ID are removed from an end portion of the nanoscale pillar (20) for example by a process such as etching or chemical-mechanical polishing (CMP).
  • CMP chemical-mechanical polishing
  • a protruding portion (22) of the silicon nanoscale pillar (20) and protruding portions (32) of the oxide layer are exposed, and an exposed portion of the first conductive layer (43) are coated with the dielectric layer to allow for further fabrication in the next steps to form, for example, the source or the drain of a FET.
  • FIG. IF is a further cross-sectional view where a second conductive layer (60) is coated, making contact with the dielectric (50), the end portion of the oxide (32) and the end portion of the nanoscale pillar (22).
  • the second conductive layer (60) does not come in contact with the first conductive layer (40), and a backside contact (70) is present on the substrate (10), opposite a side of the insulator (30).
  • the first conductive material utilized to create the gate material in FIG. ID can be chosen such that its plasmon resonance coincides with a band gap energy of the silicon nanoscale pillar, enabling the gate material to emit light as an opto-electronic transistor.
  • the strain from the oxidation process can alter a band structure of the silicon of the nanoscale pillars, further enhancing its light emitting property to generate an efficient light emitter for opto-electronic switching.
  • the vertical geometry of the transistor can be, but is not limited to, a variety of vertical field-effect transistors (FETs) such as metal-oxide-semiconductor field-effect transistor (MOSFET), metal- semiconductor FET (MESFET), junction gate FET (JFET), or by removing the dielectric to expose the gate and act as a sensor.
  • FETs vertical field-effect transistors
  • MOSFET metal-oxide-semiconductor field-effect transistor
  • MESFET metal- semiconductor FET
  • JFET junction gate FET
  • the substrate (10) and the second conductive layer (60) represent a source and a drain (or vice versa) of the MOSFET, while the portions (32) of the oxidation layer represent the gate of the MOSFET.
  • An alternative embodiment of forming a conductive contact to the nanoscale pillars can be provided.
  • Such embodiment is a sequence of steps shown in FIGS. 2A-2E.
  • the layer (250) of dielectric material e.g., photo resist
  • a means to expose the top portion of the nano scale pillar (222) e.g., etching or chemical-mechanical polishing (CMP)
  • CMP chemical-mechanical polishing
  • FIGS. 2A-2B are cross-sectional views of the nanoscale pillar on a substrate (210) where the nanoscale pillar (220) is covered by an insulator (230), as disclosed in FIGS. 1A-1B of this embodiment.
  • FIG. 2C is a further cross- sectional view where the nanoscale pillar (220) is coated with the dielectric layer (250) on the planar portion of the insulator (235), wherein an end portion of the insulator (231) coated on the nanoscale pillar (220) protrudes from the dielectric layer (250).
  • FIG. 2D is a further cross-sectional view where the unprotected portions of the insulator (231) from FIG. 2C are removed from an end portion of the nanoscale pillar (220). After the removal, a protruding portion (222) of the nanoscale pillar (220) and protruding portions (232) of the insulator (230) are exposed to allow for further fabrication in the next step to form, for example a metal contact.
  • FIG. 2E is a further cross-sectional view where a conductive layer (260) is coated, making contact with the dielectric (250), the end portion of the insulator (232) and the end portion of the nanoscale pillar (222).
  • a backside contact (270) is present on the backside of the substrate (210), opposite the side from the insulator (230).
  • an amount of the insulator (30) material can be thickened to minimize gate capacitance.
  • FIGS. 3A-3B are cross-sectional views of a nanoscale pillar (320) on a substrate (310) where the nanoscale pillar is covered by an insulator (330 & 331), as disclosed in FIGS. 1A-1B of this embodiment.
  • FIG. 3C is a further cross-sectional view where the insulator (331) layer on the nanoscale pillar portion is removed and a conductive layer (e.g., aluminum) is coated on the remaining insulator portion (330) and the nanoscale pillar (320).
  • a conductive layer e.g., aluminum
  • FIG. 3D is a further cross-sectional view where a dielectric (350) layer is coated on the conductive (340) layer.
  • FIG. 3E is a further cross- sectional view where a portion of the conductive (340) layer exposed above the dielectric (350) layer is removed, thereby exposing a protruding portion of the nanoscale pillar (320).
  • FIG. 3F is a further cross-sectional view where a second conductive layer (360) is coated, making contact with the dielectric (350) layer and the exposed portion of the nanoscale pillar (320) but does not make contact with the first conductive (340) layer.
  • a backside contact (370) is present on the substrate (310), opposite the side from the insulator (370) producing a metal- semiconductor (MES) structure which can be useful for a MESFET transistor.
  • MES metal- semiconductor
  • an amount of the insulator (330) material can be thickened to minimize gate capacitance.

Landscapes

  • Engineering & Computer Science (AREA)
  • Nanotechnology (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Silicon Compounds (AREA)

Abstract

Methods for fabricating passivated silicon nanowires and an electronic arrangement thus obtained are described. Such arrangements may comprise a metal-oxide-semiconductor (MOS) structure such that the arrangements may be utilized for MOS field-effect transistors (MOSFETs) or opto-electronic switches.

Description

METHODS FOR FABRICATING PASSIVATED SILICON NANOWIRES AND
DEVICES THUS OBTAINED
CROSS REFERENCE TO RELATED APPLICATIONS
[0001] The present application claims priority to U.S. Provisional Application No. 61/220,980, filed on June 26, 2009 which is incorporated herein by reference in its entirety. The present application may also be related to U.S. Patent Application No. 12/712,097 for 'Methods for Fabricating High Aspect Ratio Probes and Deforming High Aspect Ratio Nanopillars and Micropillars' filed on February 24, 2010, and U.S. Patent Application No. 12/711,992 for 'Methods for Fabrication of High Aspect Ratio Micropillars and Nanopillars' filed on February 24, 2010, the disclosures of which are also incorporated herein by reference in their entirety.
STATEMENT OF GOVERNMENT GRANT
[0002] The U.S. Government has certain rights in this invention pursuant to Grant No. HROOI l- 01-1-0054 awarded by Darpa and Grant No. DMR0520565 awarded by the National Science Foundation.
FIELD
[0003] The present disclosure relates to silicon nanowires. Moreover in particular, it relates to methods for fabricating passivated silicon nanowires and devices thus obtained.
BACKGROUND
[0004] Defining high aspect ratio structures with controllable sidewalls in silicon has become increasingly important both in the nanometer and micrometer scale for solar cells, microelectronic devices, and chemical analysis. High aspect ratio micrometer pillars are used for solar cell investigations while nanometer scale high aspect ratio pillars are enabling fundamental investigations in theories of nanoscale pillar stress mechanics, silicon based lasers, and nanoscale electronic devices such as finFETs. Currently various nanofabrication techniques exist that rely on self assembly or bottom-up processing. Some top-down processing enabling reproducibility in nanofabrication can also be found.
[0005] Further applications are high surface area chemical sensors, mechanical oscillators and piezo-resistive sensors. High aspect ratio pillars with diameters between 50-100 nm could prove useful for core-shell type plasmonic resonators while pillars with sub- 10 nm diameters have shown promising light emission characteristics.
SUMMARY
[0006] According to a first aspect, a method for fabricating an electronic arrangement, comprising providing one or more nanoscale pillars, coating the one or more nanoscale pillars with an insulator, depositing a first conductive layer on the insulator, coating a portion of the first conductive layer with a dielectric, removing an end portion of the first conductive layer and the insulator, thereby making electrically accessible a portion of the one or more nanoscale pillars, and depositing a second conductive layer on the dielectric, the second conductive layer contacting the electrically accessible portion of the one or more nanoscale pillars.
[0007] According to a second aspect, a method for fabricating an electronic arrangement, comprising providing one or more nanoscale pillars, coating the one or more nanoscale pillars with an insulator, coating the insulator with a dielectric, removing an end portion of the insulator, thereby making electrically accessible a portion of the one or more nanoscale pillars, and depositing a conductive layer on the dielectric, the conductive layer contacting the electrically accessible portion of the one or more nanoscale pillars.
[0008] According to a third aspect, a method for fabricating an electronic arrangement, comprising providing one or more nanoscale pillars, coating the one or more nanoscale pillars with an insulator, removing the insulator portion in contact with the nanoscale pillar, coating remaining insulator portion and an exposed portion of the nanoscaole pillar with a first conductive layer, coating the conductive layer with a dielectric, removing an end portion of the first conductive layer, thereby making electrically accessible a portion of the one or more nanoscale pillars, and depositing a second conductive layer on the dielectric, the second conductive layer contacting the electrically accessible portion of the one or more nanoscale pillars.
[0009] According to a fourth aspect, an electronic arrangement comprising a plurality of insulator covered semiconductor nanoscale pillar structures substantially perpendicular to a planar surface, and a conductive layer coated on the insulator covered semiconductor nanoscale pillar structures.
[0010] According to a fifth ascept, an electronic arrangement comprising an insulator covered semiconductor substrate, a plurality of nanoscale pillar structures on the substrate, substantially perpendicular to a planar surface, and a conductive layer covering the insulator and the nanoscale pillar structures, wherein the conductive layer is devoid of an end portion thereof, so that end portions of the nanoscale pillar structures are electrically accessible.
BRIEF DESCRIPTION OF DRAWINGS
[0011] The accompanying drawings, which are incorporated into and constitute a part of this specification, illustrate one or more embodiments of the present disclosure and, together with the description of example embodiments, serve to explain the principles and implementations of the disclosure.
FIGS IA- IF shows fabrication steps of a gate on a nanoscale pillar in accordance with an embodiment of the present disclosure. In particular:
FIG. IA shows an exemplary nanoscale pillar substrate.
FIG. IB shows an exemplary insulator passivated nanoscale pillar.
FIG. 1C shows an exemplary insulator passivated nanoscale pillar coated with a first conductor. FIG. ID shows an exemplary insulator passivated nanoscale pillar coated with the first conductor, wherein the conductor is coated with a dielectric.
FIG. IE shows an exemplary insulator passivated nanoscale pillar coated with the first conductor, wherein the first conductor is coated with a dielectric, and an end portion of the first conductor exposed above the dielectric is removed.
FIG. IF shows an exemplary insulator passivated nanoscale pillar coated with the first conductor, wherein the first conductor is coated with a dielectric, and an end portion of the first conductor exposed above the dielectric is removed, and the exposed end portion of the nanoscale pillar and conductor are coated with a second conductor.
FIGS 2A-2E shows fabrication steps of a metal contact on a nanoscale pillar in accordance with a further embodiment of the present disclosure. In particular:
FIG. 2A shows an exemplary nanoscale pillar substrate.
FIG. 2B shows an exemplary insulator passivated nanoscale pillar.
FIG. 2C shows an exemplary insulator passivated nanoscale pillar coated with a dielectric.
FIG. 2D shows an exemplary insulator passivated nanoscale pillar coated with a dielectric, and an end portion of the nanoscale pillar protrudes from a removed portion of the insulator, above the dielectric.
FIG. 2E shows an exemplary insulator passivated nanoscale pillar, wherein the insulator is coated with a dielectric, and the exposed portion of the end portion of the insulator and the nanoscale pillar are coated with a conductor.
FIG. 3A-3F show fabrication steps of a gate on a metal-semiconductor (MES) nanoscale pillar in accordance with a further embodiment of the present disclosure. In particular:
FIG. 3A shows an exemplary nanoscale pillar substrate.
FIG. 3B shows an exemplary insulator passivated nanoscale pillar. FIG. 3C shows an exemplary insulator passivated nanoscale pillar, wherein the nanoscale pillar and portions of the insulator are coated with a first conductive layer.
FIG. 3D shows an exemplary insulator passivated nanoscale pillar, wherein the first conductive layer is coated by a dielectric.
FIG. 3E shows an exemplary insulator passivated nanoscale pillar, wherein a portion of the first conductive layer protruding from the dielectric is removed.
FIG. 3F shows and exemplary insulator passivated nanoscale pillar, wherein a second conductive layer is coated on the protruding portion of the nanoscale pillar and the dielectric.
DETAILED DESCRIPTION
[0012] In what follows, methods for fabrication of a passivated nanoscale electronic component are described in accordance with various embodiments of the present disclosure. Nanoscale size pillars can be fabricated by way of example and not of limitation, by performing standard photolithographic or electron-beam lithographic techniques, self-assembly to prepare masks for arrays, use of lithography to pattern catalysts and bottom-up techniques such as vapor-liquid- solid (VLS) growth instead of etching. The term 'nanoscale' is defined herein to be any structure between 1 nm and 500 nm in width. The term 'pillar' is defined as a substantially upright shaft where the height is much greater than the width, e.g., 5-10 times greater than the width.
[0013] Photolithography is a process used in microscale fabrication to selectively remove parts of a film or bulk of a substrate. It uses light to transfer a geometric pattern from a photo mask to a light-sensitive chemical called a photo resist on the substrate. Similarly, electron beam lithography is a process where a beam of electrons are scanned in a patterned fashion to the electron-beam resist. This is followed by a series of chemical treatments in a process similar to dark room processing for photography. The photo or electron-beam resists can be utilized as a mask directly, or utilized to pattern a harder mask which can have better resilience as compared to masking directly. In accordance with an exemplary embodiment, the applicants utilized an electron-beam resist to fabricate a patterned aluminum oxide (alumina) mask, then removed the electron-beam resist and utilized the patterned alumina during etching. Lithography and highly anisotropic etching enables a routine fabrication of 30-50 nm nanostructures in silicon with over 40:1 aspect ratios. Such structures can be further reduced in diameter by a subsequent thermal oxidation, wherein the oxidation process can be designed to self-terminate such that nanoscale pillars below 10 nm in width can be defined, allowing wide processing latitude. Additionally, control of the oxidation process can produce silicon channels which are strained. Moreover, the nanoscale pillars can be fabricated with tight control over gate length by initially fabricating the nanoscale pillars to a length substantially taller than required, then depositing a precisely controlled protective spacer layer, and subsequently cleaving or polishing the protruding portions of the nanoscale pillars to obtain tightly controlled gate lengths. Controlling the thickness of the protective spacer layer can be accomplished with a higher degree of precision as compared to defining lithographic features at nanoscale levels. The applicants used transmission and scanning electron microscopy to observe the nanoscale pillars.
[0014] FIGS. 1A-1F show various steps of fabricating a passivated nanoscale electronic component in accordance with the disclosure. The person skilled in the art will understand that the number of such steps is only indicative and that the process can occur in more or fewer steps according to the various embodiments. For the sake of simplicity, throughout the present disclosure, the term 'pillar' intends to indicate nanoscale pillars.
[0015] FIG. IA is a cross-sectional view of a patterned, or etched substrate (10) comprising a substantially vertical nanoscale pillar (20). By way of example and not of limitation, the substrate (10) and the pillar (20) are made of silicon (Si). As an alternative to this embodiment, the vertical nanoscale pillars can be fabricated on silicon-on-insulator (SOI) instead of bulk silicon structure.
[0016] FIG. IB is a further cross-sectional view where the substrate (10) and the pillar (20) are covered by an insulator or oxide layer (30), e.g., silicon dioxide (SiO2) or other dielectrics. As an alternative embodiment, a conductor can be utilized instead of an insulator in direct contact with the substrate to produce a metal-semiconductor (MES) structure useful for a MES Field- Effect Transistor (MESFET). The oxidation process introduces volume expansion within the nanoscale pillars where the vertical nanoscale pillar structure further enables significant volume expansion in a lateral and vertical direction. Exposing the silicon embedded in the oxide to very high strain (e.g., 2.5-3.0%) enhances the ability of this device to efficiently emit light which can be utilized, for example, for opto-electronic switching.
[0017] FIG. 1C is a further cross- sectional view where the oxide layer (30) on the substrate (10) and the pillar (20) are covered by a layer of a first conductive material (40), e.g., gold (Au) or silver (Ag). According to an embodiment of the disclosure, the first conductive materal can introduce electrostatic gates on an exterior perimeter and an end portion of the pillar (20) to modulate the conductivity and defines a vertical conductive layer (40) - oxide (30) - semiconductor (20) (MOS) structure. Such embodiment features a very low threshold voltage (e.g., on the order of 0.5 V) and high on/off ratio with low sub-threshold slopes (e.g., less than 60 mV/decade), as the first conductive layer (40) can be deposited to surround the silicon nanoscale pillar (20) on all sides, thereby enabling electrostatic control of a channel. A person skilled in the art of semiconductor fabrication will recognize an opportunity to integrate devices with very high density as a dimension of a conducting channel inside the pillar (20) is nanometers in width.
[0018] FIG. ID is a further cross-sectional view where a portion of the first conductive layer (40) on the oxide layer (30) on a vertical portion of the pillar (20) is coated by a layer of a dielectric material (50), e.g., photo resist, benzocyclobutene (BCB), or poly methyl methacrylate (PMMA). The dielectric material (50) protects the covered portions of the first conductive layer (40) and the oxide layer (30) to allow selective removal of the first conductive layer (40) and the oxide layer (30) in the next step.
[0019] FIG. IE is a further cross-sectional view where the unprotected portions of the oxide (31) and the first conductive layer (51) from FIG. ID are removed from an end portion of the nanoscale pillar (20) for example by a process such as etching or chemical-mechanical polishing (CMP). The first conductive layer (40) and the oxide layer (30) on a lower portion of the nanoscale pillar (20) and a portion on the substrate are not removed, as the dielectric layer (50) acts as a buffer to protect such portions from being removed. After the removal, a protruding portion (22) of the silicon nanoscale pillar (20) and protruding portions (32) of the oxide layer are exposed, and an exposed portion of the first conductive layer (43) are coated with the dielectric layer to allow for further fabrication in the next steps to form, for example, the source or the drain of a FET.
[0020] FIG. IF is a further cross-sectional view where a second conductive layer (60) is coated, making contact with the dielectric (50), the end portion of the oxide (32) and the end portion of the nanoscale pillar (22). The second conductive layer (60) does not come in contact with the first conductive layer (40), and a backside contact (70) is present on the substrate (10), opposite a side of the insulator (30).
[0021] The first conductive material utilized to create the gate material in FIG. ID can be chosen such that its plasmon resonance coincides with a band gap energy of the silicon nanoscale pillar, enabling the gate material to emit light as an opto-electronic transistor. The applicants observed that a blue-shift of a bandstructure places the band gap of a silicon quantum wire at 2eV or 600-700 nm wavelength, where by way of example and not of limitation, gold or silver are matched as a Plasmon resonant material.
[0022] According to various embodiments in this disclosure, the strain from the oxidation process can alter a band structure of the silicon of the nanoscale pillars, further enhancing its light emitting property to generate an efficient light emitter for opto-electronic switching.
[0023] According to various embodiments in this disclosure, the vertical geometry of the transistor can be, but is not limited to, a variety of vertical field-effect transistors (FETs) such as metal-oxide-semiconductor field-effect transistor (MOSFET), metal- semiconductor FET (MESFET), junction gate FET (JFET), or by removing the dielectric to expose the gate and act as a sensor. Referring to FIG. IF, the substrate (10) and the second conductive layer (60) represent a source and a drain (or vice versa) of the MOSFET, while the portions (32) of the oxidation layer represent the gate of the MOSFET. [0024] An alternative embodiment of forming a conductive contact to the nanoscale pillars can be provided. Such embodiment is a sequence of steps shown in FIGS. 2A-2E. According to such embodiment, the layer (250) of dielectric material (e.g., photo resist) is deposited right after deposition of the oxide layer (230) and a means to expose the top portion of the nano scale pillar (222) (e.g., etching or chemical-mechanical polishing (CMP)) is performed, following which a conductive contact (260) is provided on top of the nanoscale pillar (222).
[0025] FIGS. 2A-2B are cross-sectional views of the nanoscale pillar on a substrate (210) where the nanoscale pillar (220) is covered by an insulator (230), as disclosed in FIGS. 1A-1B of this embodiment.
[0026] FIG. 2C is a further cross- sectional view where the nanoscale pillar (220) is coated with the dielectric layer (250) on the planar portion of the insulator (235), wherein an end portion of the insulator (231) coated on the nanoscale pillar (220) protrudes from the dielectric layer (250).
[0027] FIG. 2D is a further cross-sectional view where the unprotected portions of the insulator (231) from FIG. 2C are removed from an end portion of the nanoscale pillar (220). After the removal, a protruding portion (222) of the nanoscale pillar (220) and protruding portions (232) of the insulator (230) are exposed to allow for further fabrication in the next step to form, for example a metal contact.
[0028] FIG. 2E is a further cross-sectional view where a conductive layer (260) is coated, making contact with the dielectric (250), the end portion of the insulator (232) and the end portion of the nanoscale pillar (222). A backside contact (270) is present on the backside of the substrate (210), opposite the side from the insulator (230). In an optimized configuration, an amount of the insulator (30) material can be thickened to minimize gate capacitance.
[0029] FIGS. 3A-3B are cross-sectional views of a nanoscale pillar (320) on a substrate (310) where the nanoscale pillar is covered by an insulator (330 & 331), as disclosed in FIGS. 1A-1B of this embodiment. [0030] FIG. 3C is a further cross-sectional view where the insulator (331) layer on the nanoscale pillar portion is removed and a conductive layer (e.g., aluminum) is coated on the remaining insulator portion (330) and the nanoscale pillar (320).
[0031] FIG. 3D is a further cross-sectional view where a dielectric (350) layer is coated on the conductive (340) layer.
[0032] FIG. 3E is a further cross- sectional view where a portion of the conductive (340) layer exposed above the dielectric (350) layer is removed, thereby exposing a protruding portion of the nanoscale pillar (320).
[0033] FIG. 3F is a further cross-sectional view where a second conductive layer (360) is coated, making contact with the dielectric (350) layer and the exposed portion of the nanoscale pillar (320) but does not make contact with the first conductive (340) layer. A backside contact (370) is present on the substrate (310), opposite the side from the insulator (370) producing a metal- semiconductor (MES) structure which can be useful for a MESFET transistor. In an optimized configuration, an amount of the insulator (330) material can be thickened to minimize gate capacitance.
[0034] The examples set forth above are provided to give those of ordinary skill in the art a complete disclosure and description of how to make and use the embodiments of the present disclosure, and are not intended to limit the scope of what the inventors regard as their disclosure. Modifications of the above-described modes for carrying out the disclosure may be used by persons of skill in the art, and are intended to be within the scope of the following claims. All patents and publications mentioned in the specification may be indicative of the levels of skill of those skilled in the art to which the disclosure pertains. All references cited in this disclosure are incorporated by reference to the same extent as if each reference had been incorporated by reference in its entirety individually.
[0035] It is to be understood that the disclosure is not limited to particular methods or systems, which can, of course, vary. It is also to be understood that the terminology used herein is for the purpose of describing particular embodiments only, and is not intended to be limiting. As used in this specification and the appended claims, the singular forms "a," "an," and "the" include plural referents unless the content clearly dictates otherwise. The term "plurality" includes two or more referents unless the content clearly dictates otherwise. Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which the disclosure pertains.
[0036] A number of embodiments of the disclosure have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the present disclosure. Accordingly, other embodiments are within the scope of the following claims.

Claims

CLAIMS[0037] We claim:
1. A method for fabricating an electronic arrangement, comprising: providing one or more nanoscale pillars; coating the one or more nanoscale pillars with an insulator; depositing a first conductive layer on the insulator; coating a portion of the first conductive layer with a dielectric; removing an end portion of the first conductive layer and the insulator, thereby making electrically accessible a portion of the one or more nanoscale pillars; and depositing a second conductive layer on the dielectric, the second conductive layer contacting the electrically accessible portion of the one or more nanoscale pillars.
2. The method of claim 1, wherein the one or more nanoscale pillars are located on a substrate.
3. The method of claim 2, wherein a side opposite the nanoscale pillars on the substrate is coated with a conductive backside contact.
4. The method of any one of claims 1-3, wherein the insulator is an oxide insulator.
5. The method of any one of claims 1-4, wherein the first conductive layer acts as a gate of the electronic arrangement.
6. The method of any one of claims 1-5, wherein the electronic arrangement comprises one or more metal-oxide-semiconductor (MOS) structures, the first conductive layer acting as the metal of the one or more MOS structures, the insulator acting as the oxide of the one or more MOS structures, and the nanoscale pillar acting as the semiconductor of the one or more MOS structures.
7. The method of claim 6, wherein the one or more MOS structures are vertically oriented MOS structures, wherein each of the metal, oxide, and semiconductor of the one or more MOS structures extend in a vertical direction.
8. The method of any one of claims 1-7, wherein the electronic arrangement comprises one or more field-effect transistors (FETs).
9. The method of any one of claims 5-8, wherein gate material is chosen to exhibit a plasmon resonance coinciding with a band gap energy of the one or more nanoscale pillars.
10. The method of any one of claims 1-9, wherein the one or more nanoscale pillars comprise light emitting nanoscale pillars.
11. The method of claim 10, wherein the light is a visible light.
12. The method of any one of claims 1-11, wherein the nanoscale pillar acts as an optoelectronic switch.
13. The method of claim 8, wherein the one or more nanoscale pillars act as a source or drain of the one or more FETs.
14. A method for fabricating an electronic arrangement, comprising: providing one or more nanoscale pillars; coating the one or more nanoscale pillars with an insulator; coating the insulator with a dielectric; removing an end portion of the insulator, thereby making electrically accessible a portion of the one or more nanoscale pillars; and depositing a conductive layer on the dielectric, the conductive layer contacting the electrically accessible portion of the one or more nanoscale pillars.
15. A method for fabricating an electronic arrangement, comprising: providing one or more nanoscale pillars; coating the one or more nanoscale pillars with an insulator; removing the insulator portion in contact with the nanoscale pillar; coating remaining insulator portion and an exposed portion of the nanoscale pillar with a first conductive layer; coating the conductive layer with a dielectric; removing an end portion of the first conductive layer, thereby making electrically accessible a portion of the one or more nanoscale pillars; and depositing a second conductive layer on the dielectric, the second conductive layer contacting the electrically accessible portion of the one or more nanoscale pillars.
16. A method of claim 15, wherein the first conductive layer acts as a gate of the electronic arrangement.
17. A method of any one of claims 15 or 16, wherein the electronic arrangement comprises one or more metal-semiconductor (MES) structures, the first conductive layer acting as the metal of the one or more MES structures and the nanoscale pillar acting as the semiconductor of the one or more MES structures.
18. The method of any one of claims 15-17, wherein the one or more MES structures are vertically oriented MES structures, wherein each of the metal and semiconductor or the one or more MES structures extend in a vertical direction.
19. The method of any one of claims 15-18, wherein the electronic arrangement comprises one or more field-effect transistors (FETs).
20. An electronic arrangement comprising: a plurality of insulator covered semiconductor nanoscale pillar structures substantially perpendicular to a planar surface; and a conductive layer coated on the insulator covered semiconductor nanoscale pillar structures.
21. The arrangement of claim 20, wherein the plurality of nanoscale pillar structures is located on a substrate.
22. The arrangement of claim 21, wherein the semiconductor nanoscale pillar structures and the substrate are made of silicon.
23. The arrangement of any one of claims 20 or 21, wherein a conductive backside contact is coated on a backside of the substrate, opposite the nanoscale pillar structures.
24. The arrangement of any one of claims 20-23, wherein: the conductive layer and the insulator layer are devoid of an end portion thereof, so that end portions of the nanoscale pillar structures are electrically accessible; the arrangement further comprising: a dielectric material coated on the planar surface; and a further conductive layer coated on the dielectric material and the accessible portions of the nanoscale pillar structures, wherein direct contact between the conductive layer and the further conductive layer is absent.
25. The arrangement of any one of claims 20-24, said arrangement being a metal-oxide- semiconductor (MOS) arrangement.
26. The arrangement of any one of claims 20-25, said arrangement being a field-effect transistor (FET).
27. The arrangement of claim 26, said conductive layer being a gate of the FET.
28. The arrangement of any one of claims 26 or 27, wherein the plurality of the nanoscale pillars is located on a substrate, said substrate and said further conductive layer being a source and a drain or respectively a drain and a source of the FET.
29. An electronic arrangement comprising: an insulator covered semiconductor substrate; a plurality of nanoscale pillar structures on the substrate, substantially perpendicular to a planar surface; and a conductive layer covering the insulator and the nanoscale pillar structures, wherein the conductive layer is devoid of an end portion thereof, so that end portions of the nanoscale pillar structures are electrically accessible.
30. The arrangement of claim 29, further comprising: a dielectric material coated on a planar surface; and a further conductive layer coated on the dielectric material and the accessible portions of the nanoscale pillar structures, wherein direct contact between the conductive layer and the further conductive layer is absent.
31. The arrangement of any one of claims 29 or 30, said arrangement being a metal- semiconductor (MES) arrangement.
32. The arrangement of any one of claims 29-31, wherein the arrangement is a MESFET.
PCT/US2010/039702 2009-06-26 2010-06-23 Methods for fabricating passivated silicon nanowires and devices thus obtained Ceased WO2010151604A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP10792619.8A EP2446467A4 (en) 2009-06-26 2010-06-23 METHODS FOR MANUFACTURING PASSIVATED SILICON NANOWILS AND DEVICES THUS OBTAINED
JP2012517704A JP5763629B2 (en) 2009-06-26 2010-06-23 Method for producing passivated silicon nanowires and device obtained thereby

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US22098009P 2009-06-26 2009-06-26
US61/220,980 2009-06-26

Publications (2)

Publication Number Publication Date
WO2010151604A2 true WO2010151604A2 (en) 2010-12-29
WO2010151604A3 WO2010151604A3 (en) 2011-04-21

Family

ID=43387110

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2010/039702 Ceased WO2010151604A2 (en) 2009-06-26 2010-06-23 Methods for fabricating passivated silicon nanowires and devices thus obtained

Country Status (5)

Country Link
US (2) US8080468B2 (en)
EP (1) EP2446467A4 (en)
JP (1) JP5763629B2 (en)
KR (1) KR20120092091A (en)
WO (1) WO2010151604A2 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8148264B2 (en) 2009-02-25 2012-04-03 California Institue Of Technology Methods for fabrication of high aspect ratio micropillars and nanopillars
JP2012222274A (en) * 2011-04-13 2012-11-12 Nippon Telegr & Teleph Corp <Ntt> Manufacturing method of nanopillar
JP2015070275A (en) * 2014-11-27 2015-04-13 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device
JP2015073117A (en) * 2014-11-27 2015-04-16 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device
US9018684B2 (en) 2009-11-23 2015-04-28 California Institute Of Technology Chemical sensing and/or measuring devices and methods
CN104981894A (en) * 2012-12-13 2015-10-14 加州理工学院 Fabrication of three-dimensional high surface area electrodes
JP5867951B2 (en) * 2014-02-14 2016-02-24 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device and manufacturing method of semiconductor device
US9406823B2 (en) 2009-11-19 2016-08-02 California Institute Of Technology Methods for fabricating self-aligning semiconductor hetereostructures using nanowires
US10368788B2 (en) 2015-07-23 2019-08-06 California Institute Of Technology System and methods for wireless drug delivery on command
US10376146B2 (en) 2013-02-06 2019-08-13 California Institute Of Technology Miniaturized implantable electrochemical sensor devices

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010151604A2 (en) 2009-06-26 2010-12-29 California Institute Of Technology Methods for fabricating passivated silicon nanowires and devices thus obtained
EP2657722B1 (en) * 2010-12-21 2019-08-28 Konica Minolta, Inc. Method for manufacturing metal grating structure
US9142400B1 (en) * 2012-07-17 2015-09-22 Stc.Unm Method of making a heteroepitaxial layer on a seed area
WO2014055951A1 (en) 2012-10-05 2014-04-10 California Institute Of Technology Optical sensor for analyte detection
JP6322197B2 (en) 2012-10-26 2018-05-09 グロ アーベーＧｌｏ Ａｂ A method of modifying a nanowire-sized photoelectric structure and selected portions thereof.
JP6353845B2 (en) 2012-10-26 2018-07-04 グロ アーベーＧｌｏ Ａｂ Manufacturing method of nanowire LED structure
US9166106B2 (en) 2012-10-26 2015-10-20 Glo Ab Nanowire sized opto-electronic structure and method for modifying selected portions of same
TWI645254B (en) 2013-01-14 2018-12-21 The Regents Of The University Of California Composition comprising a ruthenium block copolymer with controlled assembly and ascending order
WO2015008387A1 (en) 2013-07-19 2015-01-22 ユニサンティス エレクトロニクス シンガポール プライベート リミテッド Method for manufacturing semiconductor device, and semiconductor device
US9252016B2 (en) 2013-09-04 2016-02-02 Globalfoundries Inc. Stacked nanowire
WO2015045054A1 (en) 2013-09-26 2015-04-02 ユニサンティス エレクトロニクス シンガポール プライベート リミテッド Semiconductor device and manufacturing method for semiconductor device
WO2015049773A1 (en) 2013-10-03 2015-04-09 ユニサンティス エレクトロニクス シンガポール プライベート リミテッド Semiconductor device and method for manufacturing semiconductor device
TW201536887A (en) * 2013-12-20 2015-10-01 Univ California Junction-functionalized block copolymers
WO2015123457A1 (en) 2014-02-12 2015-08-20 California Institute Of Technology Plasmonics nanostructures for multiplexing implantable sensors
WO2015123461A1 (en) 2014-02-12 2015-08-20 California Institute Of Technology Reflowed gold nanostructures for surface enhanced raman spectroscopy
JP5869079B2 (en) * 2014-09-02 2016-02-24 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device manufacturing method and semiconductor device
US9846125B2 (en) 2014-09-05 2017-12-19 California Institute Of Technology Surface enhanced Raman spectroscopy detection of gases, particles and liquids through nanopillar structures
WO2016036410A1 (en) 2014-09-05 2016-03-10 California Institute Of Technology Multiplexed surface enhanced raman sensors for early disease detection and in-situ bacterial monitoring
US9512000B2 (en) 2014-12-09 2016-12-06 California Institute Of Technology Fabrication and self-aligned local functionalization of nanocups and various plasmonic nanostructures on flexible substrates for implantable and sensing applications
JP5917673B2 (en) * 2014-12-17 2016-05-18 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device manufacturing method and semiconductor device
JP5928962B2 (en) * 2014-12-25 2016-06-01 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device and manufacturing method of semiconductor device
DE102015120778B4 (en) 2015-11-30 2021-09-23 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Optoelectronic component and method for producing an optoelectronic component
JP6326437B2 (en) * 2016-02-17 2018-05-16 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device manufacturing method and semiconductor device
JP6368836B2 (en) * 2017-07-27 2018-08-01 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device manufacturing method and semiconductor device
US20200091388A1 (en) * 2018-09-19 2020-03-19 Vuereal Inc. Highly efficient microdevices
CN111415996B (en) * 2020-05-14 2024-01-23 南京南大光电工程研究院有限公司 Core-shell structure GaN junction type field effect transistor device and preparation method thereof
CN121464736A (en) * 2023-05-12 2026-02-03 株式会社半导体能源研究所 Semiconductor device, memory device, and method for manufacturing semiconductor device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000021118A2 (en) 1998-10-07 2000-04-13 Forschungszentrum Jülich GmbH Method for producing a double gate of a vertical mosfet
WO2005076381A1 (en) 2004-01-29 2005-08-18 International Business Machines Corporation Vertical nanotube semiconducteur device structures and methods of forming the same
JP2008130712A (en) 2006-11-20 2008-06-05 Hitachi Maxell Ltd 3-terminal crystal silicon element
US20080230802A1 (en) 2003-12-23 2008-09-25 Erik Petrus Antonius Maria Bakkers Semiconductor Device Comprising a Heterojunction
WO2008129478A1 (en) 2007-04-19 2008-10-30 Nxp B.V. Nonvolatile memory cell comprising a nanowire and manufacturing method thereof

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0645613A (en) * 1992-07-24 1994-02-18 Matsushita Electric Ind Co Ltd Semiconductor element and its manufacture
GB9919479D0 (en) 1999-08-17 1999-10-20 Imperial College Island arrays
US6593065B2 (en) 2001-03-12 2003-07-15 California Institute Of Technology Method of fabricating nanometer-scale flowchannels and trenches with self-aligned electrodes and the structures formed by the same
US8154093B2 (en) * 2002-01-16 2012-04-10 Nanomix, Inc. Nano-electronic sensors for chemical and biological analytes, including capacitance and bio-membrane devices
JP4242832B2 (en) 2002-07-03 2009-03-25 シンテック，インコーポレイテッド Fabrication method and activation treatment of nanostructured composite field emission cathode
US20040071951A1 (en) 2002-09-30 2004-04-15 Sungho Jin Ultra-high-density information storage media and methods for making the same
DE10250984A1 (en) * 2002-10-29 2004-05-19 Hahn-Meitner-Institut Berlin Gmbh Field effect transistor and method for its production
JP4454931B2 (en) 2002-12-13 2010-04-21 キヤノン株式会社 Manufacturing method of substrate having dot pattern and manufacturing method of columnar structure
JP2005197612A (en) * 2004-01-09 2005-07-21 Sony Corp Integrated quantum wire transistor and manufacturing method thereof, integrated thin wire transistor and manufacturing method thereof, and electronic application apparatus
CA2579150C (en) 2004-09-17 2014-11-25 Pacific Biosciences Of California, Inc. Apparatus and method for analysis of molecules
US7189635B2 (en) 2004-09-17 2007-03-13 Hewlett-Packard Development Company, L.P. Reduction of a feature dimension in a nano-scale device
US7230286B2 (en) * 2005-05-23 2007-06-12 International Business Machines Corporation Vertical FET with nanowire channels and a silicided bottom contact
US7906803B2 (en) * 2005-12-06 2011-03-15 Canon Kabushiki Kaisha Nano-wire capacitor and circuit device therewith
WO2007077842A1 (en) 2005-12-28 2007-07-12 Japan Science And Technology Agency Nano probe and fabrication method thereof
KR101019941B1 (en) * 2006-03-10 2011-03-09 에스티씨. 유엔엠 Pulse Growth of JAN Nanowires and Applications in Group III-nitride Semiconductor Substrate Materials and Devices
US7667260B2 (en) 2006-08-09 2010-02-23 Micron Technology, Inc. Nanoscale floating gate and methods of formation
US20080142970A1 (en) 2006-12-14 2008-06-19 Sharp Laboratories Of America, Inc. Nanowire chemical mechanical polishing
TWI339914B (en) 2006-12-29 2011-04-01 Ind Tech Res Inst Active layer utilized in solar cell and fabrication method thereof
JP4407702B2 (en) 2007-02-09 2010-02-03 富士通株式会社 Front and back conductive substrate manufacturing method and front and back conductive substrate
TWI315715B (en) 2007-03-22 2009-10-11 Nat Univ Tsing Hua Method of forming 3d high aspect ratio micro structures
US7781853B2 (en) * 2007-07-26 2010-08-24 Hewlett-Packard Development Company, L.P. Plasmon-enhanced electromagnetic-radiation-emitting devices and methods for fabricating the same
US20100176822A1 (en) * 2008-10-24 2010-07-15 Stichting Imec Nederland Nanowire sensor
US8148264B2 (en) 2009-02-25 2012-04-03 California Institue Of Technology Methods for fabrication of high aspect ratio micropillars and nanopillars
US8299341B2 (en) 2009-05-13 2012-10-30 The California Institute Of Technology Fabrication of vertically aligned metallic nanopillars
WO2010151604A2 (en) 2009-06-26 2010-12-29 California Institute Of Technology Methods for fabricating passivated silicon nanowires and devices thus obtained
US8557612B2 (en) 2009-06-26 2013-10-15 California Institute Of Technology Method for fabricating micro and nanostructures in a material

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000021118A2 (en) 1998-10-07 2000-04-13 Forschungszentrum Jülich GmbH Method for producing a double gate of a vertical mosfet
US20080230802A1 (en) 2003-12-23 2008-09-25 Erik Petrus Antonius Maria Bakkers Semiconductor Device Comprising a Heterojunction
WO2005076381A1 (en) 2004-01-29 2005-08-18 International Business Machines Corporation Vertical nanotube semiconducteur device structures and methods of forming the same
JP2008130712A (en) 2006-11-20 2008-06-05 Hitachi Maxell Ltd 3-terminal crystal silicon element
WO2008129478A1 (en) 2007-04-19 2008-10-30 Nxp B.V. Nonvolatile memory cell comprising a nanowire and manufacturing method thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2446467A4

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9390936B2 (en) 2009-02-25 2016-07-12 California Institute Of Technology Methods for fabricating high aspect ratio probes and deforming high aspect ratio nanopillars and micropillars
US8148264B2 (en) 2009-02-25 2012-04-03 California Institue Of Technology Methods for fabrication of high aspect ratio micropillars and nanopillars
US9005548B2 (en) 2009-02-25 2015-04-14 California Institute Of Technology Methods for fabricating high aspect ratio probes and deforming high aspect ratio nanopillars and micropillars
US9406823B2 (en) 2009-11-19 2016-08-02 California Institute Of Technology Methods for fabricating self-aligning semiconductor hetereostructures using nanowires
US9234872B2 (en) 2009-11-23 2016-01-12 California Institute Of Technology Chemical sensing and/or measuring devices and methods
US9018684B2 (en) 2009-11-23 2015-04-28 California Institute Of Technology Chemical sensing and/or measuring devices and methods
JP2012222274A (en) * 2011-04-13 2012-11-12 Nippon Telegr & Teleph Corp <Ntt> Manufacturing method of nanopillar
CN104981894A (en) * 2012-12-13 2015-10-14 加州理工学院 Fabrication of three-dimensional high surface area electrodes
EP2932526A4 (en) * 2012-12-13 2016-10-19 California Inst Of Techn MANUFACTURE OF THREE-DIMENSIONAL LARGE SURFACE ELECTRODES
US10376146B2 (en) 2013-02-06 2019-08-13 California Institute Of Technology Miniaturized implantable electrochemical sensor devices
JP5867951B2 (en) * 2014-02-14 2016-02-24 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device and manufacturing method of semiconductor device
JP2015073117A (en) * 2014-11-27 2015-04-16 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device
JP2015070275A (en) * 2014-11-27 2015-04-13 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドＵｎｉｓａｎｔｉｓ Ｅｌｅｃｔｒｏｎｉｃｓ Ｓｉｎｇａｐｏｒｅ Ｐｔｅ Ｌｔｄ． Semiconductor device
US10368788B2 (en) 2015-07-23 2019-08-06 California Institute Of Technology System and methods for wireless drug delivery on command
US10820844B2 (en) 2015-07-23 2020-11-03 California Institute Of Technology Canary on a chip: embedded sensors with bio-chemical interfaces

Also Published As

Publication number Publication date
US20120273762A1 (en) 2012-11-01
JP5763629B2 (en) 2015-08-12
US20110031470A1 (en) 2011-02-10
JP2012531751A (en) 2012-12-10
US8080468B2 (en) 2011-12-20
KR20120092091A (en) 2012-08-20
EP2446467A4 (en) 2014-07-02
WO2010151604A3 (en) 2011-04-21
US8569741B2 (en) 2013-10-29
EP2446467A2 (en) 2012-05-02

Similar Documents

Publication Publication Date Title
US8080468B2 (en) Methods for fabricating passivated silicon nanowires and devices thus obtained
Bryllert et al. Vertical high-mobility wrap-gated InAs nanowire transistor
US9087896B2 (en) Method of producing precision vertical and horizontal layers in a vertical semiconductor structure
EP2313915B1 (en) A lithographic process using a nanowire mask, and nanoscale devices fabricated using the process
CN1669160B (en) Self-aligned nanotube field effect transistor and method of manufacturing the same
CN102301482A (en) Maskless Process for Suspending and Thinning Nanowires
US9406823B2 (en) Methods for fabricating self-aligning semiconductor hetereostructures using nanowires
CN111435641B (en) Three-dimensional stacked gate-all-around transistor and method of making the same
EP2801105A1 (en) Nanowire field effect transistors
WO2018206582A1 (en) A vertical metal oxide semiconductor field effect transistor (mosfet) and a method of forming the same
US7977755B2 (en) Suspended nanochannel transistor structure and method for fabricating the same
US6894352B2 (en) Single-electron transistor and fabrication method thereof
US7838368B2 (en) Nanoscale fet
KR100434813B1 (en) Structure and manufacturing method for single electron transistor by using silicide layer
Ernst et al. Nanowires for CMOS and Diversifications

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10792619

Country of ref document: EP

Kind code of ref document: A2

REEP Request for entry into the european phase

Ref document number: 2010792619

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2012517704

Country of ref document: JP

Ref document number: 2010792619

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20127001670

Country of ref document: KR

Kind code of ref document: A