WO2015149462A1 - 晶片电路 - Google Patents

晶片电路 Download PDF

Info

Publication number
WO2015149462A1
WO2015149462A1 PCT/CN2014/084027 CN2014084027W WO2015149462A1 WO 2015149462 A1 WO2015149462 A1 WO 2015149462A1 CN 2014084027 W CN2014084027 W CN 2014084027W WO 2015149462 A1 WO2015149462 A1 WO 2015149462A1
Authority
WO
WIPO (PCT)
Prior art keywords
bonding wires
electrode
pad
wafer
electrodes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2014/084027
Other languages
English (en)
French (fr)
Inventor
卢长军
潘彤
余杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Leyard Optoelectronic Co Ltd
Original Assignee
Leyard Optoelectronic Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Leyard Optoelectronic Co Ltd filed Critical Leyard Optoelectronic Co Ltd
Priority to EP14887860.6A priority Critical patent/EP3128552A4/en
Priority to US15/111,774 priority patent/US20170025376A1/en
Priority to CA2936655A priority patent/CA2936655A1/en
Priority to JP2016543228A priority patent/JP6317454B2/ja
Priority to KR1020167017046A priority patent/KR20160142276A/ko
Publication of WO2015149462A1 publication Critical patent/WO2015149462A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/85—Packages
    • H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07551—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting
    • H10W72/07553—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting changes in shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/321—Structures or relative sizes of die-attach connectors
    • H10W72/325—Die-attach connectors having a filler embedded in a matrix
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/352—Materials of die-attach connectors comprising metals or metalloids, e.g. solders
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5366—Shapes of wire connectors the bond wires having kinks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/547—Dispositions of multiple bond wires
    • H10W72/5473—Dispositions of multiple bond wires multiple bond wires connected to a common bond pad
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/547—Dispositions of multiple bond wires
    • H10W72/5475—Dispositions of multiple bond wires multiple bond wires connected to common bond pads at both ends of the wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/59—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Definitions

  • a wafer is a raw material of a Light Emitting Diode (LED), and the LED mainly relies on a wafer to emit light.
  • the wafer corresponds to a PN junction formed of a P-type material and an N-type material. When the holes of the P-type material and the electrons of the N-type material recombine, energy is emitted in the form of photons, thereby causing the LED to emit light.
  • one electrode on the wafer corresponds to one pad, and the electrode and the pad are connected by a bonding wire to form an electric circuit.
  • the bonding wire is damaged, the wafer circuit will be abnormal, so that the PN junction of the wafer will not be turned on, and no recombination of holes and electrons will occur, thereby affecting the normal use of the LED. As shown in FIG.
  • the wafer circuit includes a wafer 10', an electrode 20', a pad 30' and a bonding wire 40', wherein the electrode 20' is disposed on the wafer 10', and the electrode 20' passes
  • the bonding wire 40' is connected to the pad 30', and the pad 30' and the wafer 10' are both disposed on the substrate, so that if the bonding wire 40' is damaged, an abnormality occurs in the entire wafer circuit.
  • an effective solution has not been proposed yet.
  • a wafer circuit comprises: a wafer fixed on the substrate; an electrode disposed on the wafer; a pad disposed on the substrate; and a plurality of bonding wires, the first ends of the plurality of bonding wires are connected to the electrodes, and the plurality of bonding wires The second ends are connected to the pads, wherein the plurality of bonding wires are parallel bonding wires.
  • the electrode is an electrode
  • the pad is a pad
  • the first ends of the plurality of bonding wires are connected to the electrodes
  • the second ends of the plurality of bonding wires are connected to the pad: the first of the plurality of bonding wires The ends are each connected to one electrode, and the second ends of the plurality of bonding wires are all connected to one pad.
  • the electrode is an electrode
  • the pad is a plurality of pads
  • the first ends of the plurality of bonding wires are connected to the electrodes
  • the second ends of the plurality of bonding wires are connected to the pads including: a plurality of bonding wires One end is connected to one electrode, and the second end of the plurality of bonding wires is connected to any one of the plurality of pads.
  • the electrode is an electrode
  • the pad is a plurality of pads
  • the first ends of the plurality of bonding wires are connected to the electrodes
  • the second ends of the plurality of bonding wires are connected to the pads including: a plurality of bonding wires One end is connected to one electrode, and the second end of the plurality of bonding wires is connected to a different one of the plurality of pads.
  • the electrode includes a first electrode and a second electrode
  • the pad includes a first pad and a second pad
  • the plurality of bonding wires include a first bonding wire and a second bonding wire
  • the first ends of the plurality of bonding wires are Connected to the electrode
  • the second end of the plurality of bonding wires being connected to the pad comprises: the first end of the first bonding wire is connected to the first electrode, the second end of the first bonding wire is connected to the first pad, the second A first end of the bonding wire is connected to the second electrode, and a second end of the second bonding wire is connected to the second pad.
  • the electrode is a plurality of electrodes
  • the pad is a pad
  • the first ends of the plurality of bonding wires are connected to the electrodes
  • the second ends of the plurality of bonding wires are connected to the pads including: a plurality of bonding wires One end is connected to any one of the plurality of electrodes, and the second ends of the plurality of bonding wires are connected to one pad.
  • the electrode is a plurality of electrodes
  • the pad is a pad
  • the first ends of the plurality of bonding wires are connected to the electrodes
  • the second ends of the plurality of bonding wires are connected to the pads including: a plurality of bonding wires One end is connected to a different one of the plurality of electrodes, and the second ends of the plurality of bonding wires are connected to one pad.
  • the electrode is a plurality of electrodes
  • the pad is a plurality of pads
  • the first ends of the plurality of bonding wires are connected to the electrodes
  • the second ends of the plurality of bonding wires are connected to the pads including: a plurality of bonding wires
  • the first end is connected to any one of the plurality of electrodes
  • the second end of the plurality of bonding wires is connected to any one of the plurality of pads.
  • the electrode is a plurality of electrodes
  • the pad is a plurality of pads
  • the first ends of the plurality of bonding wires are connected to the electrodes
  • the second ends of the plurality of bonding wires are connected to the pads including: a plurality of bonding wires
  • the first end is connected to a different one of the plurality of electrodes
  • the second end of the plurality of bonding wires is connected to a different one of the plurality of pads.
  • the electrode is a plurality of electrodes
  • the pad is a plurality of pads
  • the first ends of the plurality of bonding wires are connected to the electrodes
  • the second ends of the plurality of bonding wires are connected to the pads including: a plurality of bonding wires
  • the first end is connected to any one of the plurality of electrodes
  • the second end of the plurality of bonding wires is connected to a different one of the plurality of pads.
  • the electrode is a plurality of electrodes
  • the pad is a plurality of pads
  • the first ends of the plurality of bonding wires are connected to the electrodes
  • the second ends of the plurality of bonding wires are connected to the pads including: a plurality of bonding wires
  • the first end is connected to a different one of the plurality of electrodes
  • the second end of the plurality of bonding wires is connected to any one of the plurality of pads.
  • a wafer is fixed on the substrate; an electrode is disposed on the wafer; a pad is disposed on the substrate; and a plurality of bonding wires are connected, the first ends of the plurality of bonding wires are connected to the electrodes, and the plurality of bonding wires are connected The second end is connected to the pad, wherein the plurality of bonding wires are parallel bonding wires, so that even if one or some of the bonding wires are damaged, the electrode and the pad are not disconnected, and the related technology is solved.
  • the mid-wafer circuit is prone to an abnormality problem, and the effect of reducing the probability of occurrence of an abnormality in the wafer circuit is achieved.
  • FIG. 1 is a schematic diagram of a wafer circuit in accordance with the related art
  • FIG. 2 is a schematic diagram of a wafer circuit in accordance with an embodiment of the present invention
  • FIG. 3 is a schematic diagram of a wafer circuit in accordance with a preferred embodiment of the present invention.
  • a wafer circuit for employing multiple bond wires to reduce the probability of anomalies in the wafer circuitry.
  • 2 is a schematic diagram of a wafer circuit in accordance with an embodiment of the present invention.
  • the wafer circuit includes: a wafer 10, an electrode 20, a pad 30, and a bonding wire 40.
  • the bonding wire 40 includes any number of wires. In the present embodiment, the bonding wire 40 is three.
  • the wafer 10 is fixed on a substrate. Among them, the wafer 10 can be fixed on the substrate by glue.
  • the glue can be silver glue or insulating glue.
  • the substrate can be a PCB board.
  • the electrode 20 is disposed on the wafer 10.
  • the electrode 20 may include one or more. When the electrode 20 is one, it may be disposed on the P-type material side or the N-type material side of the wafer 10; when the electrode 20 is plural, the plurality of electrodes 20 may be At the same time, it is disposed on the P-type material side of the wafer 10 or at the same time on the N-type material side of the wafer 10.
  • the pad 30 is disposed on the substrate.
  • the pads 30 may be one or more. When the pad 30 is one, the plurality of bonding wires 40 connected between the electrode 20 and the pad 30 are necessarily parallel bonding wires.
  • the plurality of pads 30 may be connected together by a bonding wire on the substrate.
  • a plurality of bonding wires 40 between the plurality of pads 30 and the electrodes 20 can be made a parallel bonding wire.
  • a first end of the plurality of bonding wires 40 is connected to the electrode 20, and a second end of the plurality of bonding wires 40 is connected to the pad 30.
  • the plurality of bonding wires 40 are parallel bonding wires.
  • the three bonding wires are respectively a bonding wire 401, a bonding wire 402 and a bonding wire 403. The first ends of the three bonding wires are connected to the electrode 20, and the second ends of the three bonding wires are connected.
  • the electrode 20 may be an electrode provided only on the wafer 10, that is, the first electrode. If the electrode 20 is disposed on the P-type material side of the wafer 10, the polarity of the electrode 20 is "+", which can be connected to the "+" pole on the substrate by a plurality of bonding wires 30, and the N-type material side of the wafer 10 can be directly connected to the "-" pole on the substrate. Thus, when the power is turned on, the PN junction of the wafer 10 can be turned on, so that recombination of holes and electrons can be generated, and energy can be generated in the form of photons, so that the LED can be made to emit light.
  • the polarity of the shell electrode 20 is "_", which may be connected to the "-" pole on the substrate through a plurality of bonding wires 30, and the wafer 10 is The P-type material side can be directly connected to the "+" pole on the substrate.
  • the PN junction of the wafer 10 can be turned on, thereby generating a recombination of holes and electrons, and generating energy in the form of photons, which in turn can cause the LED to emit light.
  • the second electrode in addition to the electrode (ie, the first electrode) provided with the electrode 20, the second electrode may be disposed on the wafer 10, and if the electrode 20 is disposed on the wafer 10, On the P-type material side, the polarity of the electrode 20 is "+", which can be connected to the "+” pole on the substrate through a plurality of bonding wires 30, and the second electrode can be connected to the "-" pole on the substrate. .
  • the PN junction of the wafer 10 can be turned on, thereby generating a recombination of holes and electrons, and generating energy in the form of photons, thereby enabling LED light.
  • the polarity of the electrode 20 is "_", which may be connected to the "-" pole on the substrate through a plurality of bonding wires 30, and the second The electrodes can be connected to the "+” pole on the substrate.
  • the PN junction of the wafer 10 can be turned on, thereby generating a recombination of holes and electrons, and generating energy in the form of photons, which in turn can cause the LED to emit light.
  • a plurality of bonding wires 40 are connected between the electrode 20 and the pad 30, so that even if a part of the bonding wires 40 in the one or more bonding wires 40 is damaged, as long as there is at least one bonding wire
  • 40 is connected between the electrode 20 and the pad 30, no abnormality occurs in the wafer circuit, thereby achieving the effect of reducing the probability of abnormality in the wafer circuit.
  • both the electrode 20 and the pad 30 may be one or more. If the electrode 20 and/or the pad 30 are plural, it is possible to avoid abnormality of the wafer circuit due to damage of the electrode 20 and/or dropping of the pad 30.
  • multiple layers of protection can be provided for the wafer circuitry to prevent damage to the wafer circuitry due to solder wire 40 and/or electrode damage and / or the pad 30 is detached and the like causes an abnormality.
  • the combination of the electrode 20 and the pad 30 in the wafer circuit and the corresponding connection manner can be as follows: In the first mode, when the electrode 20 is an electrode When the pad 30 is also a pad, the first ends of the plurality of bonding wires 40 may be connected to the same electrode 20, and the second ends of the plurality of bonding wires 40 may be all the same to the same pad 40. Above, and after such connection, the plurality of bonding wires 40 are necessarily parallel bonding wires.
  • the electrode 20 and the pad 30 are connected by a plurality of bonding wires 40, regardless of whether or not the bonding wire 40 is damaged, as long as there is a perfect bonding wire 40 between the electrode 20 and the pad 30, the electrode 20 and the solder are ensured.
  • the discs 30 are in communication to ensure proper wafer circuitry.
  • the first ends of the plurality of bonding wires 40 may be connected to the same On one of the electrodes 20, the second ends of the plurality of bonding wires 40 may be connected to any one of the plurality of pads 30.
  • the plurality of bonding wires 40 connected to any of the pads 30 are parallel bonding wires. Since the electrode 20 and the pad 30 are connected by a plurality of bonding wires 40, regardless of whether or not the bonding wire 40 is damaged, as long as there is a perfect bonding wire 40 between the electrode 20 and the pad 30, the electrode 20 and the solder are ensured. The discs 30 are in communication to ensure proper wafer circuitry. At the same time, since a plurality of bonding wires 40 connected in parallel can be connected to the plurality of pads 30, even if the pads 30 are detached, the normality of the entire wafer circuit is not affected.
  • the first ends of the plurality of bonding wires 40 may be connected to the same On one of the electrodes 20, the second ends of the plurality of bonding wires may be connected to different ones of the plurality of pads 30.
  • the plurality of bonding wires 40 connected to the different pads 30 are parallel bonding wires. For the same reason as in the second method (which will not be described here), even if the pad 30 is detached, the normality of the entire wafer circuit is not affected.
  • the electrode 20 includes the first electrode 201 and the second electrode 202
  • the pad 30 includes a first pad 301 and a second pad 302
  • the plurality of bonding wires 40 include a first bonding wire 404 and a second bonding wire 405
  • the first electrode and the second electrode are simultaneously disposed on the P-type material side or the N-type material side of the wafer 10, but the positions of the two are different, and the first pad and the second pad are respectively disposed on the substrate
  • the first end of the first bonding wire may be connected to the first electrode
  • the second end of the first bonding wire may be connected to the first pad
  • the first end of the second bonding wire may be connected to the second electrode
  • the second end of the second bonding wire may be connected to the second pad
  • the first bonding wire and the second bonding wire are parallel bonding wires.
  • first bonding wire and the second bonding wire are connected in parallel between the first electrode and the first pad and between the second electrode and the second pad, as long as the first bonding wire and the second bonding wire are If one is intact or both are intact, the entire chip circuit will not be anomalous.
  • electrode 20, pad 30, and bond wire 40 provide multiple layers of protection for the wafer circuit. As shown in Figure 3.
  • the first end of the plurality of bonding wires 40 may be connected to any one of the plurality of electrodes 20, and the second of the plurality of bonding wires 40
  • the terminals can both be connected to the same pad 30.
  • the plurality of bonding wires 40 are parallel bonding wires. Since the electrode 20 and the pad 30 are connected by a plurality of bonding wires 40, regardless of whether or not the bonding wire 40 is damaged, as long as there is a perfect bonding wire 40 between the electrode 20 and the pad 30, the electrode 20 and the solder are ensured.
  • the discs 30 are in communication to ensure that the wafer circuit is normal.
  • a plurality of bonding wires 40 connected in parallel can be connected to the plurality of electrodes 20, even if the electrode 20 is damaged, the normality of the entire wafer circuit is not affected.
  • the first end of the plurality of bonding wires 40 may be connected to different ones of the plurality of electrodes 20, and the second end of the plurality of bonding wires 40 may be Both are connected to the same pad 30.
  • the plurality of bonding wires 40 are parallel bonding wires. For the same reason as in the fifth method (which will not be described herein), even if the electrode 20 is damaged, it does not affect the normality of the entire wafer circuit.
  • the first end of the plurality of bonding wires 40 may be connected to any one of the plurality of electrodes 20, and the plurality of bonding wires are The two ends can be connected to any of the plurality of pads 40.
  • the plurality of bonding wires 40 are parallel bonding wires.
  • the first end of the plurality of bonding wires 40 is connected to different ones of the plurality of electrodes 20, and the second end of the plurality of bonding wires 40 Connected to different ones of the plurality of pads 30 Pad.
  • the plurality of bonding wires 40 are parallel bonding wires.
  • the first end of the plurality of bonding wires 40 may be connected to any one of the plurality of electrodes 20, and the plurality of bonding wires 40 The two ends can be connected to different ones of the plurality of pads 30. For the same reason as in the seventh method (which will not be described herein), even if the electrode 20 is damaged, or the pad 30 is detached, or the bonding wire 30 is damaged, the entire wafer circuit is not affected normally.
  • the first end of the plurality of bonding wires 40 may be connected to different ones of the plurality of electrodes 20, and the second end of the plurality of bonding wires 40 It can be connected to any of the plurality of pads 30.
  • the seventh method which will not be described herein, even if the electrode 20 is damaged, or the pad 30 is detached, or the bonding wire 30 is damaged, the entire wafer circuit is not affected normally.
  • the electrode 20 when the electrode 20 is a plurality of electrodes 20, the plurality of electrodes 20 may be simultaneously disposed on the P-type material side of the wafer 10 or simultaneously on the N-type material side of the wafer 10.
  • the electrode 20 when the electrode 20 is a plurality of electrodes 20, the plurality of electrodes 20 may be simultaneously disposed on the P-type material side of the wafer 10 or simultaneously on the N-type material side of the wafer 10.

Landscapes

  • Wire Bonding (AREA)
  • Led Device Packages (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

一种晶片电路，该晶片电路包括：晶片（10），固定在基板上；电极（20），设置在晶片（10）上；焊盘（30），设置在基板上；以及多根焊线（40），多根焊线（40）的第一端均连接至电极（20），多根焊线（40）的第二端均连接至焊盘（30），其中，多根焊线（40）为并联焊线。

Description

晶片电路 技术领域 本发明涉及电路领域， 具体而言， 涉及一种晶片电路。 背景技术 晶片是发光二极管 （Light Emitting Diode, 简称为 LED) 的原材料， LED主要依 靠晶片发光。 晶片相当于 P型材料和 N型材料形成的 PN结。 当 P型材料的空穴和 N 型材料的电子复合时， 会以光子的形式发出能量， 从而使 LED发光。 在现有技术的晶片电路中， 晶片上的一个电极对应一个焊盘， 并且电极与焊盘之 间通过一根焊线相连接而形成电路。 这样， 如果焊线损坏， 晶片电路就会发生异常， 从而晶片的 PN结就不会导通， 也不会产生空穴与电子的复合， 进而影响 LED的正常 使用。 如图 1所示， 该晶片电路包括晶片 10'、 一个电极 20'、 一个焊盘 30' 和一根焊 线 40'， 其中， 电极 20' 设置在晶片 10' 上， 并且该电极 20' 通过该焊线 40' 连接 至该焊盘 30'， 焊盘 30' 和晶片 10' 均设置在基板上， 这样， -旦焊线 40' 损坏， 则 整个晶片电路就会发生异常。 针对相关技术中晶片电路容易发生异常的问题， 目前尚未提出有效的解决方案。 发明内容 本发明的主要目的在于提供一种晶片电路， 以解决相关技术中晶片电路容易发生 异常的问题。 为了实现上述目的， 根据本发明， 提供了一种晶片电路。 该晶片电路包括： 晶片， 固定在基板上； 电极， 设置在晶片上； 焊盘， 设置在基板上； 以及多根焊线， 多根焊 线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘， 其中， 多根焊线为并联 焊线。 进一步地， 电极为一个电极， 焊盘为一个焊盘， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘包括： 多根焊线的第一端均连接至一个电极， 多根焊 线的第二端均至一个焊盘。 进一步地， 电极为一个电极， 焊盘为多个焊盘， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘包括： 多根焊线的第一端均连接至一个电极， 多根焊 线的第二端连接至多个焊盘中的任一焊盘。 进一步地， 电极为一个电极， 焊盘为多个焊盘， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘包括： 多根焊线的第一端均连接至一个电极， 多根焊 线的第二端连接至多个焊盘中的不同焊盘。 进一步地， 电极包括第一电极和第二电极， 焊盘包括第一焊盘和第二焊盘， 多根 焊线包括第一焊线和第二焊线， 多根焊线的第一端均连接至电极， 多根焊线的第二端 均连接至焊盘包括： 第一焊线的第一端连接至第一电极， 第一焊线的第二端连接至第 一焊盘， 第二焊线的第一端连接至第二电极， 第二焊线的第二端连接至第二焊盘。 进一步地， 电极为多个电极， 焊盘为一个焊盘， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘包括： 多根焊线的第一端连接至多个电极中的任一电 极， 多根焊线的第二端均连接至一个焊盘。 进一步地， 电极为多个电极， 焊盘为一个焊盘， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘包括： 多根焊线的第一端连接至多个电极中的不同电 极， 多根焊线的第二端均连接至一个焊盘。 进一步地， 电极为多个电极， 焊盘为多个焊盘， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘包括： 多根焊线的第一端连接至多个电极中的任一电 极， 多根焊线的第二端连接至多个焊盘中的任一焊盘。 进一步地， 电极为多个电极， 焊盘为多个焊盘， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘包括： 多根焊线的第一端连接至多个电极中的不同电 极， 多根焊线的第二端连接至多个焊盘中的不同焊盘。 进一步地， 电极为多个电极， 焊盘为多个焊盘， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘包括： 多根焊线的第一端连接至多个电极中的任一电 极， 多根焊线的第二端连接至多个焊盘中的不同焊盘。 进一步地， 电极为多个电极， 焊盘为多个焊盘， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至焊盘包括： 多根焊线的第一端连接至多个电极中的不同电 极， 多根焊线的第二端连接至多个焊盘中的任一焊盘。 步地，电极同时设置在晶片的 P型材料侧或者同时设置在晶片的 N型材料侧。 通过本发明， 采用晶片， 固定在基板上； 电极， 设置在晶片上； 焊盘， 设置在基 板上； 以及多根焊线， 多根焊线的第一端均连接至电极， 多根焊线的第二端均连接至 焊盘， 其中， 多根焊线为并联焊线， 这样， 即使某根或者某几根焊线损坏， 电极与焊 盘之间也不会断开， 解决了相关技术中晶片电路容易发生异常的问题， 进而达到了降 低晶片电路发生异常的概率的效果。 附图说明 构成本申请的一部分的附图用来提供对本发明的进一步理解， 本发明的示意性实 施例及其说明用于解释本发明， 并不构成对本发明的不当限定。 在附图中： 图 1是根据相关技术的晶片电路的示意图； 图 2是根据本发明实施例的晶片电路的示意图； 以及 图 3是根据本发明优选实施例的晶片电路的示意图。 具体实施方式 需要说明的是， 在不冲突的情况下， 本申请中的实施例及实施例中的特征可以相 互组合。 下面将参考附图并结合实施例来详细说明本发明。 为了使本领域的技术人员更好的理解本发明方案， 下面将结合本发明实施例中的 附图， 对本发明实施例中的技术方案进行清楚、 完整地描述， 显然， 所描述的实施例 仅仅是本发明一部分的实施例， 而不是全部的实施例。 基于本发明中的实施例， 在本 领域普通技术人员没有做出创造性劳动前提下所获得的所有其他实施例， 都应当属于 本发明的保护范围。 需要说明的是， 本发明的说明书和权利要求书及上述附图中的术语 "第一"、 "第 二"等是用于区别类似的对象， 而不必用于描述特定的顺序或先后次序。 应该理解这 样使用的数据在适当情况下可以互换， 以便这里描述的本发明的实施例能够以除了在 这里图示或描述的那些以外的顺序实施。 此外， 术语 "包括"和 "具有" 以及他们的 任何变形， 意图在于覆盖不排他的包含。 根据本发明的实施例， 提供了一种晶片电路， 该晶片电路用于采用多根焊线来降 低晶片电路发生异常的概率。 图 2是根据本发明实施例的晶片电路的示意图。 如图 2所示， 该晶片电路包括： 晶片 10、 电极 20、 焊盘 30和焊线 40， 其中， 焊线 40包括任意多根， 在本实施例中 以焊线 40为 3根进行描述。 晶片 10固定在基板上。 其中， 可以通过胶水将晶片 10固定在基板上。 胶水可以 是银胶或者绝缘胶。 基板可以是 PCB板。 电极 20设置在晶片 10上。 具体地， 电极 20可以包括一个或者多个， 当电极 20 为一个时，其可以设置在晶片 10的 P型材料侧或者 N型材料侧；当电极 20为多个时， 该多个电极 20可以同时设置在晶片 10的 P型材料侧或者同时设置在晶片 10的 N型 材料侧。 焊盘 30设置在基板上。其中，焊盘 30可以为一个或者多个。当焊盘 30为一个时， 连接在电极 20和焊盘 30之间的多根焊线 40必然为并联焊线。 当焊盘 30为多个时， 多个焊盘 30可以通过基板上的焊线连接在一起。 这样， 可以使得多个焊盘 30与电极 20之间的多根焊线 40为并联焊线。 多根焊线 40的第一端均连接至电极 20， 并且该多根焊线 40的第二端均连接至焊 盘 30。 其中， 多根焊线 40为并联焊线。 在本实施例中， 该三根焊线分别为焊线 401、 焊线 402和焊线 403， 该三根焊线的第一端均连接至电极 20， 并且该 3根焊线的第二 端均连接至焊盘 30。 在本发明实施例中， 电极 20可以是晶片 10上仅仅设置有的一种电极， 即第一种 电极， 此时如果电极 20设置在晶片 10的 P型材料侧， 则电极 20的极性为 " + "， 其可 以通过多根焊线 30连接至基板上的 "+ "极， 并且晶片 10的 N型材料侧可以直接与 基板上的 "-"极相连接。 这样在接通电源时， 晶片 10的 PN结可以导通， 从而可以 产生空穴与电子的复合，并且以光子的形式产生能量，从而可以使得 LED发光。当然， 此时如果电极 20设置在晶片 10的 N型材料侧， 贝电极 20的极性为 "_"， 其可以通 过多根焊线 30连接至基板上的 "-"极， 并且晶片 10的 P型材料侧可以直接与基板上 的 "+ "极相连接。 这样在接通电源时， 晶片 10的 PN结可以导通， 从而可以产生空 穴与电子的复合， 并且以光子的形式产生能量， 进而可以使得 LED发光。 另外， 在本发明实施例中， 晶片 10上除了设置有电极 20这一种电极 （即第一种 电极） 之外， 还可以设置有第二种电极， 此时如果电极 20设置在晶片 10的 P型材料 侧， 则电极 20的极性为 " + "， 其可以通过多根焊线 30连接至基板上的 " + "极， 并且 第二种电极可以与基板上的 "-"极相连接。 这样在接通电源时， 晶片 10的 PN结可 以导通， 从而可以产生空穴与电子的复合， 并且以光子的形式产生能量， 从而可以使 得 LED发光。 当然， 此时如果电极 20设置在晶片 10的 N型材料侧， 则电极 20的极 性为 "_"， 其可以通过多根焊线 30连接至基板上的 " -"极， 并且第二种电极可以与 基板上的 "+ "极相连接。 这样在接通电源时， 晶片 10的 PN结可以导通， 从而可以 产生空穴与电子的复合， 并且以光子的形式产生能量， 进而可以使得 LED发光。 通过本发明实施例， 将多根焊线 40连接在电极 20和焊盘 30之间， 这样， 即使一 根或者多根焊线 40中的部分焊线 40损坏， 只要还有至少一根焊线 40连接在电极 20 和焊盘 30之间， 则晶片电路就不会发生异常，从而达到了降低晶片电路发生异常的概 率的效果。 需要说明的是， 在本发明实施例中， 电极 20和焊盘 30均可以为一个或者多个。 如果电极 20和 /或焊盘 30为多个，则可以避免因为电极 20损坏和 /或焊盘 30脱落而造 成晶片电路异常。通过在晶片电路中设置多根焊线 40和 /或多个电极 20和 /或多个焊盘 30， 可以为晶片电路提供多层保护， 防止晶片电路由于焊线 40损坏和 /或电极损坏和 / 或焊盘 30脱落等原因产生异常。其中，在电极 20和焊盘 30均可以为一个或者多个的 情况下， 该晶片电路中电极 20和焊盘 30的组合方式以及相应的连接方式可以如下： 方式一， 当电极 20为一个电极， 并且焊盘 30也为一个焊盘时， 多根焊线 40的第 一端可以均连接至该同一个电极 20上， 多根焊线 40的第二端可以均至该同一个焊盘 40上， 并且这样连接之后， 多根焊线 40必然为并联焊线。 由于电极 20与焊盘 30之 间通过多根焊线 40连通， 因此不管是否有焊线 40损坏， 只要电极 20与焊盘 30之间 还存在有完好的焊线 40即可保证电极 20与焊盘 30之间是连通的，从而可以保证晶片 电路正常。 方式二， 当电极 20为一个电极， 而焊盘 30为多个焊盘时， 其中， 多个焊盘 30 分别设置在基板的不同位置， 多根焊线 40的第一端可以均连接至同一个电极 20上， 多根焊线 40的第二端可以连接至上述多个焊盘 30中的任一焊盘 30。 需要说明的是， 连接在任一焊盘 30上的多根焊线 40为并联焊线。 由于电极 20与焊盘 30之间通过多 根焊线 40连通， 因此不管是否有焊线 40损坏， 只要电极 20与焊盘 30之间还存在有 完好的焊线 40即可保证电极 20与焊盘 30之间是连通的，从而可以保证晶片电路正常。 同时， 由于并联的多根焊线 40可以连接在多个焊盘 30上，这样，即使有焊盘 30脱落， 也不会影响整个晶片电路的正常。 方式三， 当电极 20为一个电极， 而焊盘 30为多个焊盘时， 其中， 多个焊盘 30 分别设置在基板的不同位置， 多根焊线 40的第一端可以均连接至同一个电极 20上， 多根焊线的第二端可以连接至上述多个焊盘 30中的不同焊盘 30。 需要说明的是， 连 接在不同焊盘 30上的多根焊线 40为并联焊线。 基于与方式二相同的原因 （在此不再 赘述）， 即使有焊盘 30脱落， 也不会影响整个晶片电路的正常。 方式四， 当电极 20包括第一电极 201和第二电极 202，焊盘 30包括第一焊盘 301 和第二焊盘 302， 多根焊线 40包括第一焊线 404和第二焊线 405时， 其中， 第一电极 和第二电极同时设置在晶片 10的 P型材料侧或者 N型材料侧，但是两者的位置不同， 并且第一焊盘和第二焊盘分别设置在基板的不同位置上， 第一焊线的第一端可以连接 至第一电极， 第一焊线的第二端可以连接至第一焊盘， 第二焊线的第一端可以连接至 第二电极，第二焊线的第二端可以连接至第二焊盘，第一焊线和第二焊线为并联焊线。 由于第一电极和第一焊盘之间以及第二电极和第二悍盘之间分别连接了相互并联的第 一焊线和第二焊线， 因此只要第一焊线和第二焊线中有一根完好或者两者均完好， 则 整个晶片电路就不会产生异常。 同时， 由于不同的焊线连接至不同的电极和不同焊盘， 因此即使有一个电极或者一个焊盘损坏， 则整个晶片电路也不会产生异常。 在此， 电 极 20、 焊盘 30和焊线 40为晶片电路提供了多层保护。 如图 3所示。 方式五， 当电极 20为多个电极， 而焊盘 30为一个焊盘时， 多根焊线 40的第一端 可以连接至多个电极 20中的任一电极， 多根焊线 40的第二端可以均连接至该同一个 焊盘 30上。 其中， 多根焊线 40为并联焊线。 由于电极 20与焊盘 30之间通过多根焊 线 40连通， 因此不管是否有焊线 40损坏， 只要电极 20与焊盘 30之间还存在有完好 的焊线 40即可保证电极 20与焊盘 30之间是连通的， 从而可以保证晶片电路正常。同 时， 由于并联的多根焊线 40可以连接在多个电极 20上， 这样， 即使有电极 20损坏， 也不会影响整个晶片电路的正常。 方式六， 当电极 20为多个电极， 焊盘 30为一个焊盘时， 多根焊线 40的第一端可 以连接至多个电极 20中的不同电极， 多根焊线 40的第二端可以均连接至该同一个焊 盘 30上。其中， 多根焊线 40为并联焊线。基于与方式五相同的原因（在此不再赘述）， 即使有电极 20损坏， 也不会影响整个晶片电路的正常。 方式七， 当电极 20为多个电极， 且焊盘 30也为多个焊盘时， 多根焊线 40的第一 端可以连接至多个电极 20中的任一电极， 多根焊线的第二端可以连接至多个焊盘 40 中的任一焊盘。其中，多根焊线 40为并联焊线。基于与方式二和方式五相同的原因（在 此不再赘述）， 即使有电极 20损坏， 或者有焊盘 30脱落， 或者有焊线 30损坏， 也不 会影响整个晶片电路的正常。 方式八， 当电极 20为多个电极， 且焊盘 30为多个焊盘时， 多根焊线 40的第一端 连接至多个电极 20中的不同电极，多根焊线 40的第二端连接至多个焊盘 30中的不同 焊盘。 其中， 多根焊线 40为并联焊线。 基于与方式七相同的原因 （在此不再赘述）， 即使有电极 20损坏， 或者有焊盘 30脱落， 或者有焊线 30损坏， 也不会影响整个晶片 电路的正常。 方式九， 当电极 20为多个电极， 且焊盘 20为多个焊盘时， 多根焊线 40的第一端 可以连接至多个电极 20中的任一电极， 多根焊线 40的第二端可以连接至多个焊盘 30 中的不同焊盘。 基于与方式七相同的原因 （在此不再赘述）， 即使有电极 20损坏， 或 者有焊盘 30脱落， 或者有焊线 30损坏， 也不会影响整个晶片电路的正常。 方式十， 当电极 20为多个电极， 焊盘 30为多个焊盘时， 多根焊线 40的第一端可 以连接至多个电极 20 中的不同电极， 多根焊线 40的第二端可以连接至多个焊盘 30 中的任一焊盘。 基于与方式七相同的原因 （在此不再赘述）， 即使有电极 20损坏， 或 者有焊盘 30脱落， 或者有焊线 30损坏， 也不会影响整个晶片电路的正常。 可选地， 在本发明实施例中， 当电极 20为多个电极 20时， 该多个电极 20可以同 时设置在晶片 10的 P型材料侧或者同时设置在晶片 10的 N型材料侧。 以上所述仅为本发明的优选实施例而已， 并不用于限制本发明， 对于本领域的技 术人员来说， 本发明可以有各种更改和变化。 凡在本发明的精神和原则之内， 所作的 任何修改、 等同替换、 改进等， 均应包含在本发明的保护范围之内。

Claims

权 利 要 求 书
1. 一种晶片电路， 其特征在于， 包括：
晶片， 固定在基板上； 电极， 设置在所述晶片上；
焊盘， 设置在所述基板上； 以及 多根焊线， 所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第 二端均连接至所述焊盘， 其中， 所述多根焊线为并联焊线。
2. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极为一个电极， 所述焊 盘为一个焊盘，
所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述多根焊线的第一端均连接至所述一个电极， 所述多根焊 线的第二端均至所述一个焊盘。
3. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极为一个电极， 所述焊 盘为多个焊盘，
所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述多根焊线的第一端均连接至所述一个电极， 所述多根焊 线的第二端连接至所述多个焊盘中的任一焊盘。
4. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极为一个电极， 所述焊 盘为多个焊盘，
所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述多根焊线的第一端均连接至所述一个电极， 所述多根焊 线的第二端连接至所述多个焊盘中的不同焊盘。
5. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极包括第一电极和第二 电极， 所述焊盘包括第一焊盘和第二焊盘， 所述多根焊线包括第一焊线和第二 焊线，
所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述第一焊线的第一端连接至所述第一电极， 所述第一焊线 的第二端连接至所述第一焊盘， 所述第二焊线的第一端连接至所述第二电极， 所述第二焊线的第二端连接至所述第二焊盘。
6. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极为多个电极， 所述焊 盘为一个焊盘，
所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述多根焊线的第一端连接至所述多个电极中的任一电极， 所述多根焊线的第二端均连接至所述一个焊盘。
7. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极为多个电极， 所述焊 盘为一个焊盘，
所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述多根焊线的第一端连接至所述多个电极中的不同电极， 所述多根焊线的第二端均连接至所述一个焊盘。
8. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极为多个电极， 所述焊 盘为多个焊盘，
所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述多根焊线的第一端连接至所述多个电极中的任一电极， 所述多根焊线的第二端连接至所述多个焊盘中的任一焊盘。
9. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极为多个电极， 所述焊 盘为多个焊盘，
所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述多根焊线的第一端连接至所述多个电极中的不同电极， 所述多根焊线的第二端连接至所述多个焊盘中的不同焊盘。
10. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极为多个电极， 所述焊 盘为多个焊盘，
所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述多根焊线的第一端连接至所述多个电极中的任一电极， 所述多根焊线的第二端连接至所述多个焊盘中的不同焊盘。
11. 根据权利要求 1所述的晶片电路， 其特征在于， 所述电极为多个电极， 所述焊 盘为多个焊盘， 所述多根焊线的第一端均连接至所述电极， 所述多根焊线的第二端均连接 至所述焊盘包括： 所述多根焊线的第一端连接至所述多个电极中的不同电极， 所述多根焊线的第二端连接至所述多个焊盘中的任一焊盘。
12. 根据权利要求 5至 11任一项所述的晶片电路，其特征在于，所述电极同时设置 在所述晶片的 P型材料侧或者同时设置在所述晶片的 N型材料侧。
PCT/CN2014/084027 2014-04-04 2014-08-08 晶片电路 Ceased WO2015149462A1 (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
EP14887860.6A EP3128552A4 (en) 2014-04-04 2014-08-08 Wafer circuit
US15/111,774 US20170025376A1 (en) 2014-04-04 2014-08-08 Wafer circuit
CA2936655A CA2936655A1 (en) 2014-04-04 2014-08-08 Wafer circuit
JP2016543228A JP6317454B2 (ja) 2014-04-04 2014-08-08 ウェハー回路
KR1020167017046A KR20160142276A (ko) 2014-04-04 2014-08-08 웨이퍼 회로

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410137106.6A CN103904207A (zh) 2014-04-04 2014-04-04 晶片电路
CN201410137106.6 2014-04-04

Publications (1)

Publication Number Publication Date
WO2015149462A1 true WO2015149462A1 (zh) 2015-10-08

Family

ID=50995440

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2014/084027 Ceased WO2015149462A1 (zh) 2014-04-04 2014-08-08 晶片电路

Country Status (7)

Country Link
US (1) US20170025376A1 (zh)
EP (1) EP3128552A4 (zh)
JP (1) JP6317454B2 (zh)
KR (1) KR20160142276A (zh)
CN (1) CN103904207A (zh)
CA (1) CA2936655A1 (zh)
WO (1) WO2015149462A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103904207A (zh) * 2014-04-04 2014-07-02 利亚德光电股份有限公司 晶片电路
CN106683574A (zh) * 2015-11-11 2017-05-17 利亚德光电股份有限公司 发光二极管显示屏及其用途
DE102024102633A1 (de) * 2024-01-30 2025-07-31 Ams-Osram International Gmbh Optoelektronisches halbleiterbauelement

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1561545A (zh) * 2001-09-28 2005-01-05 摩托罗拉公司 带多行焊接焊盘的半导体芯片
CN101106118A (zh) * 2006-07-11 2008-01-16 日月光半导体制造股份有限公司 芯片封装结构
US20120228759A1 (en) * 2011-03-07 2012-09-13 Wen-Jeng Fan Semiconductor package having interconnection of dual parallel wires
CN202977406U (zh) * 2012-11-14 2013-06-05 华东科技股份有限公司 避免打线造成晶片断裂的多晶片堆叠封装结构
CN103904207A (zh) * 2014-04-04 2014-07-02 利亚德光电股份有限公司 晶片电路

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6184077A (ja) * 1984-10-01 1986-04-28 Toshiba Corp 発光素子アレイ
GB8711373D0 (en) * 1987-05-14 1987-06-17 Secr Defence Electroluminescent silicon device
US5399903A (en) * 1990-08-15 1995-03-21 Lsi Logic Corporation Semiconductor device having an universal die size inner lead layout
JP3618989B2 (ja) * 1997-12-24 2005-02-09 株式会社東芝 半導体レーザ装置
CN2612075Y (zh) * 2003-02-08 2004-04-14 光鼎电子股份有限公司 Led封装结构
US20060087013A1 (en) * 2004-10-21 2006-04-27 Etron Technology, Inc. Stacked multiple integrated circuit die package assembly
JP4815843B2 (ja) * 2005-04-01 2011-11-16 日亜化学工業株式会社 発光装置
JP5237539B2 (ja) * 2005-09-20 2013-07-17 パナソニック株式会社 発光装置
US7598599B2 (en) * 2006-03-09 2009-10-06 Stats Chippac Ltd. Semiconductor package system with substrate having different bondable heights at lead finger tips
TWI320593B (en) * 2006-04-10 2010-02-11 Advanced Semiconductor Eng Common assembly substrate and applying mechanisms thereof
JP5023781B2 (ja) * 2006-11-13 2012-09-12 日亜化学工業株式会社 発光装置
JP5084015B2 (ja) * 2007-05-15 2012-11-28 シチズン電子株式会社 発光ダイオードの製造方法
JP5082710B2 (ja) * 2007-09-19 2012-11-28 日亜化学工業株式会社 発光装置
JP5595694B2 (ja) * 2009-01-15 2014-09-24 パナソニック株式会社 半導体装置
US9627361B2 (en) * 2010-10-07 2017-04-18 Cree, Inc. Multiple configuration light emitting devices and methods
KR101707118B1 (ko) * 2010-10-19 2017-02-15 엘지이노텍 주식회사 발광소자 및 그 발광 소자의 제조 방법
CN102456825A (zh) * 2010-10-25 2012-05-16 展晶科技(深圳)有限公司 发光二极管及其制造方法
US9123713B2 (en) * 2010-11-24 2015-09-01 Tessera, Inc. Lead structures with vertical offsets
JP3167669U (ja) * 2011-02-21 2011-05-12 鼎元光電科技股▲ふん▼有限公司 ハイパワー垂直型発光ダイオード
US8901578B2 (en) * 2011-05-10 2014-12-02 Rohm Co., Ltd. LED module having LED chips as light source
CN202150488U (zh) * 2011-07-17 2012-02-22 吴发模 一种用于led晶片的贴装结构
KR20130104430A (ko) * 2012-03-14 2013-09-25 삼성전자주식회사 멀티-칩 패키지 및 그의 제조 방법
TWI528510B (zh) * 2012-03-19 2016-04-01 鴻海精密工業股份有限公司 晶片組裝結構及晶片組裝方法
US9515055B2 (en) * 2012-05-14 2016-12-06 Cree, Inc. Light emitting devices including multiple anodes and cathodes
JP2014011396A (ja) * 2012-07-02 2014-01-20 Aoi Electronics Co Ltd 半導体装置の実装構造および半導体装置の実装方法
DE102012109107A1 (de) * 2012-09-26 2014-03-27 Osram Opto Semiconductors Gmbh Schaltungsanordnung
CN103606609B (zh) * 2013-10-21 2016-08-17 溧阳市东大技术转移中心有限公司 一种发光二极管电极的制造方法
CN203871371U (zh) * 2014-04-04 2014-10-08 利亚德光电股份有限公司 晶片电路

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1561545A (zh) * 2001-09-28 2005-01-05 摩托罗拉公司 带多行焊接焊盘的半导体芯片
CN101106118A (zh) * 2006-07-11 2008-01-16 日月光半导体制造股份有限公司 芯片封装结构
US20120228759A1 (en) * 2011-03-07 2012-09-13 Wen-Jeng Fan Semiconductor package having interconnection of dual parallel wires
CN202977406U (zh) * 2012-11-14 2013-06-05 华东科技股份有限公司 避免打线造成晶片断裂的多晶片堆叠封装结构
CN103904207A (zh) * 2014-04-04 2014-07-02 利亚德光电股份有限公司 晶片电路

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3128552A4 *

Also Published As

Publication number Publication date
US20170025376A1 (en) 2017-01-26
KR20160142276A (ko) 2016-12-12
EP3128552A1 (en) 2017-02-08
CA2936655A1 (en) 2015-10-08
EP3128552A4 (en) 2018-02-28
CN103904207A (zh) 2014-07-02
JP6317454B2 (ja) 2018-04-25
JP2017511598A (ja) 2017-04-20

Similar Documents

Publication Publication Date Title
JP2011171739A5 (zh)
JP2009111339A5 (zh)
CN103292201A (zh) 发光二极管灯条及应用其灯条的发光二极管模块
CN103928577A (zh) 一种板式led的封装方法及采用该方法封装的led
TWI553791B (zh) 晶片封裝模組與封裝基板
JP6317454B2 (ja) ウェハー回路
JPWO2015060278A1 (ja) 複合保護回路、複合保護素子および照明用ｌｅｄ素子
WO2016197961A1 (zh) 一种led灯封装支架
CN203871371U (zh) 晶片电路
WO2016197957A1 (zh) 一种led灯五金支架
CN203631589U (zh) 一种倒装的led封装结构及led灯条
TWI568026B (zh) 發光裝置
KR101448165B1 (ko) 금속 본딩 회로 패턴을 독립적으로 구성하고，어레이가 형성되어 직병렬 연결 구조가 가능하게 한 ｃｏｂ 또는 ｃｏｍ 형태의 ｌｅｄ 모듈
CN102829369B (zh) 发光二极管灯条及其制造方法
CN202150488U (zh) 一种用于led晶片的贴装结构
CN201904337U (zh) 一种具有集成电路的发光器件
JP2011054797A5 (ja) 半導体装置
CN204538077U (zh) Led芯片及使用该led芯片的发光装置
JP2004193165A (ja) 発光装置
CN209029412U (zh) 一种led透镜封装结构及led灯具
CN207719202U (zh) 垂直结构芯片串联结构
US20130200403A1 (en) Package structure for semiconductor light emitting device
CN104022192B (zh) Led 芯片及其制作方法
KR101294711B1 (ko) 반도체 발광소자
CN203553161U (zh) 一种倒装的led灯条

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14887860

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 20167017046

Country of ref document: KR

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2016543228

Country of ref document: JP

Kind code of ref document: A

REEP Request for entry into the european phase

Ref document number: 2014887860

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2014887860

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2936655

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 15111774

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE