WO2018228596A1 - Procédé de traitement de données et dispositif de traitement de données - Google Patents

Procédé de traitement de données et dispositif de traitement de données Download PDF

Info

Publication number
WO2018228596A1
WO2018228596A1 PCT/CN2018/091864 CN2018091864W WO2018228596A1 WO 2018228596 A1 WO2018228596 A1 WO 2018228596A1 CN 2018091864 W CN2018091864 W CN 2018091864W WO 2018228596 A1 WO2018228596 A1 WO 2018228596A1
Authority
WO
WIPO (PCT)
Prior art keywords
priority
bit field
transmitted
bits
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2018/091864
Other languages
English (en)
Chinese (zh)
Inventor
陈军
谢勇
金杰
杜颖钢
余荣道
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of WO2018228596A1 publication Critical patent/WO2018228596A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
    • H04L1/1867—Arrangements specially adapted for the transmitter end
    • H04L1/1887—Scheduling and prioritising arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/0078—Avoidance of errors by organising the transmitted data in a format specifically designed to deal with errors, e.g. location
    • H04L1/0086—Unequal error protection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
    • H04L1/1812—Hybrid protocols; Hybrid automatic repeat request [HARQ]
    • H04L1/1819—Hybrid protocols; Hybrid automatic repeat request [HARQ] with retransmission of additional or different redundancy
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/12—Systems in which the television signal is transmitted via one channel or a plurality of parallel channels, the bandwidth of each channel being less than the bandwidth of the television signal

Definitions

  • the present invention relates to the field of data communication technologies, and in particular, to a data processing method and a data processing device.
  • the transmitting end when transmitting data, the transmitting end first performs encoding processing on the data block to be transmitted to obtain an initial bit sequence, that is, an encoded codeword, and then according to Hybrid Automatic Repeat reQuest (HARQ) technology. Determining the to-be-transmitted bits corresponding to the first transmission (ie, the first transmission) and the retransmission (including the second transmission, the third transmission, the fourth transmission, etc.), as shown in FIG. 1, using a high-order modulation method And mapping the to-be-transmitted bit at each transmission to the modulation symbol, and transmitting the mapped modulation symbol to the receiving end.
  • HARQ Hybrid Automatic Repeat reQuest
  • Embodiments of the present invention provide a data processing method and a data processing apparatus for reducing a bit error rate of a wireless communication system and improving transmission performance of the wireless communication system.
  • a bit mapping method is provided that is applied to a wireless communication system.
  • the transmitting end in the wireless communication system first determines the information bit field and the first parity bit field, or the information bit field, the first parity bit field, and the second parity according to the coding matrix and the data block to be transmitted.
  • the information bit field is the same bit sequence as the data block to be transmitted or the data block to be transmitted is added
  • a bit sequence obtained by the weight transformation process where the first parity bit field is a bit field obtained by encoding the data block to be transmitted by using the first part of the coding matrix, where the second parity bit
  • the transmitting end when transmitting data, obtains at least one bit field included in the L to-be-transmitted bits through the data block to be transmitted and the coding matrix, and assigns a priority to each bit field, for example, an important one.
  • the bit field is assigned a higher priority, so that when the L bits to be transmitted are mapped, the important bit field of the L to-be-transmitted bits is mapped to the bit position of the modulation symbol with a high reliability level, which increases the important
  • the reliability of the bit field during transmission can reduce the bit error rate of the wireless communication system and improve the transmission performance of the wireless communication system.
  • the transmitting end determines the priority of at least one bit field included in the L to-be-transmitted bits
  • one of the following preset priority division manners may be adopted.
  • the various preset priority division methods include:
  • the priority of the information bit field is a first priority
  • the priority of the check bit field is a second priority
  • the first priority is higher than the second priority
  • the check bit field includes a first check a bit field and/or a second check bit field
  • the priority of the information bit field is a first priority
  • the priority of the first check bit field is a second priority
  • the priority of the second check bit field is a third priority, where the first priority is higher The second priority, the second priority being higher than the third priority; or
  • the priority of the information bit field is a first priority
  • the priority of the second check bit field is a second priority
  • the priority of the first check bit field is a third priority
  • the first priority is higher than The second priority, the second priority being higher than the third priority
  • the priority of the check bit field is a first priority
  • the priority of the information bit field is a second priority
  • the first priority is higher than the second priority
  • the check bit field includes a first school a bit field and/or a second check bit field
  • the priority of the first check bit field is a first priority
  • the priority of the second check bit field is a second priority
  • the priority of the information bit field is a third priority, where the first priority is higher The second priority, the second priority being higher than the third priority; or
  • the priority of the second check bit field is a first priority
  • the priority of the information bit field is a second priority
  • the priority of the first check bit field is a third priority
  • the first priority is higher than The second priority, the second priority being higher than the third priority
  • the priority of the first check bit field is a first priority
  • the priority of the information bit field is a second priority
  • the priority of the second check bit field is a third priority, where the first priority is higher than The second priority, the second priority being higher than the third priority; or
  • the priority of the first check bit field is a first priority
  • the priority of the second check bit field is a second priority, the first priority being higher than the second priority
  • the priority of the second check bit field is a first priority, and the priority of the first check bit field is a second priority, the first priority being higher than the second priority;
  • the priority of the second check bit field is a first priority
  • the priority of the first check bit field is a second priority
  • the priority of the information bit field is a third priority, where the first priority is higher
  • the second priority is higher than the third priority.
  • the transmitting end can select different priority division manners according to different usage situations to assign priorities to at least one bit field included in the L to-be-transmitted bits, so that the priority of each bit field can be flexibly adjusted.
  • the transmitting end assigns a priority to at least one bit field included in the L to-be-transmitted bits.
  • the priority division manner used when the data block to be transmitted is first transmitted is different, or the priority division manner used when the data block to be transmitted is transmitted last time is different.
  • the same bit field may be assigned different priorities, thereby increasing each of at least one bit field corresponding to the data block to be transmitted.
  • the transmission performance of the bit field may be assigned different priorities, thereby increasing each of at least one bit field corresponding to the data block to be transmitted.
  • the transmitting end maps the L to-be-transmitted bits to the L bit positions included in the modulation symbol, first, the L to-be-sent bits are sorted in descending order of priority, and then The sorted L bits to be transmitted are mapped to L bit positions of the modulation symbol.
  • the transmitting end may preferentially map the bits with higher priority among the L to-be-transmitted bits to the L bit positions according to the priority order of the bit field, so that the bit field with higher priority can be preferentially obtained. Better transmission performance.
  • the transmitting end after transmitting the adjustment symbol, interleaves the modulation symbol by using a block interleaving manner to generate an interleaved modulation symbol, where the number of lines of the interleaving matrix used by the block interleaving method is One of the number of columns is determined according to the length of the time scheduling unit and/or the number of symbols of the modulation symbol.
  • the transmitting end can obtain more diversity gain through the interleaving process, thereby enabling the wireless communication system to obtain better transmission performance.
  • the embodiment of the present invention further provides a data processing apparatus, which has a function of implementing the behavior of the transmitting end in the example method of the first aspect.
  • This function can be implemented in hardware or in hardware by executing the corresponding software.
  • the hardware or the software includes one or more modules corresponding to the functions described above.
  • the structure of the data processing apparatus includes a bit mapping unit and an output unit, and the units can perform the corresponding functions in the foregoing method examples.
  • the units can perform the corresponding functions in the foregoing method examples. For details, refer to the detailed description in the method example, which is not described herein.
  • an embodiment of the present invention further provides a data processing apparatus having a function of implementing a data processing method in the above method example.
  • This feature can be implemented in hardware.
  • the data processing apparatus includes a processor and a memory coupled to the processor, wherein the processor is configured to perform the data processing method described above.
  • an embodiment of the present invention further provides a data processing apparatus having a function of implementing a data processing method in the foregoing method example.
  • This feature can be implemented in hardware.
  • the data processing apparatus includes a memory, a processor, and instructions stored on the memory and operable on the processor, when the processor executes the instructions, causing the data processing apparatus to implement the method of the first aspect.
  • the embodiment of the present invention further provides a computer storage medium for storing computer software instructions used by the data processing apparatus described in the second aspect or the data processing apparatus described in the third aspect, and A program designed for a data processing apparatus in any of the possible designs of the first aspect above.
  • an embodiment of the present invention further provides a computer program product, the computer program product comprising instructions for causing the computer to perform the method of the first aspect when the instruction is run on a computer.
  • FIG. 1 is a schematic diagram of bits to be transmitted for each transmission when data transmission is performed by using HARQ technology in the prior art
  • FIG. 2 is a schematic diagram of a possible network architecture according to an embodiment of the present invention.
  • FIG. 3 is a schematic diagram of coding processing and modulation processing of a data block to be transmitted by a transmitting end in the prior art
  • 4A-4C are schematic diagrams showing reliability levels of respective bit positions of 64QAM modulation symbols, 16QAM modulation symbols, and QPSK modulation symbols in the prior art;
  • FIG. 5 is a flowchart of a data processing method according to an embodiment of the present invention.
  • FIG. 6 is a schematic structural diagram of an LDPC code in the prior art
  • FIG. 7 is a schematic diagram of LA initial bit sequences obtained by using a data block to be transmitted by an extended LDPC code in a network device according to an embodiment of the present invention.
  • FIG. 8 is a schematic diagram of four starting positions determined by a network device according to values of four RVs according to an embodiment of the present invention.
  • 9A-9B are schematic diagrams of determining, by a network device, L to-be-transmitted bits according to values of different RVs in an embodiment of the present invention.
  • FIG. 10 is a schematic diagram of L to-be-sent bits obtained by a network device, in which L devices to be transmitted are arranged in descending order of priority according to an embodiment of the present invention
  • 11A-11N are schematic diagrams of determining, by a network device, a priority of each of the L to-be-transmitted bits according to ten priority division manners according to an embodiment of the present invention
  • 12A-12B are schematic diagrams showing a network device mapping L bits to be transmitted to L bit positions of a modulation symbol according to an embodiment of the present invention
  • 13A-13B are schematic diagrams showing mapping of L to-be-transmitted bits to L bit positions of a modulation symbol when a network device retransmits a data block to be transmitted according to an embodiment of the present invention
  • FIG. 14 is a schematic diagram of an interlace matrix obtained by a network device according to LC modulation symbols according to an embodiment of the present invention.
  • FIG. 15 is a schematic diagram of a modulation symbol obtained by a network device according to the interleaving matrix shown in FIG. 14 according to an embodiment of the present invention.
  • 16 is a schematic diagram of an interlace matrix obtained by a network device according to two sets of modulation symbols according to an embodiment of the present invention
  • FIG. 17 is a schematic diagram of a modulation symbol obtained by a network device according to the interleaving matrix shown in FIG. 16 according to an embodiment of the present invention.
  • FIG. 18 is a schematic diagram of an interlace matrix obtained by a network device according to a modulation symbol when the number of modulation symbols cannot form a complete interlace matrix according to an embodiment of the present invention
  • FIG. 19 to FIG. 21 are schematic diagrams showing the structure of a data processing apparatus according to an embodiment of the present invention.
  • Embodiments of the present invention provide a data processing method and a data processing apparatus for reducing a bit error rate of a wireless communication system and improving transmission performance of the wireless communication system.
  • the data processing method provided by the embodiment of the present invention can be applied to various wireless communication systems, for example, New Radio (NR) system, wireless fidelity (wifi), and Worldwide Interoperability for Microwave Access (WiMAX).
  • GSM Global System of Mobile communication
  • CDMA Code Division Multiple Access
  • WCDMA Wideband Code Division Multiple Access
  • General Packet Radio Service, GPRS General Packet Radio Service
  • LTE Long Term Evolution
  • LTE-A Advanced Long Term Evolution
  • UMTS Universal Mobile Telecommunication System
  • 3GPP Third Generation Partnership Project
  • the 5G Fifth Generation
  • 5G Fifth Generation
  • a network device for example comprising a base station (e.g., an access point), may refer to a device in the access network that communicates over the air interface with the wireless terminal device over one or more sectors.
  • the base station can be used to convert the received air frame to the IP packet as a router between the terminal device and the rest of the access network, wherein the rest of the access network can include an IP network.
  • the base station can also coordinate attribute management of the air interface.
  • the base station may include an evolved base station (NodeB or eNB or e-NodeB, evolutional Node B) in a Long Term Evolution (LTE) system or an evolved LTE system (LTE-A), or
  • NodeB or eNB or e-NodeB, evolutional Node B in a Long Term Evolution (LTE) system or an evolved LTE system (LTE-A), or
  • LTE Long Term Evolution
  • LTE-A evolved LTE system
  • the next generation node B or gNB in the 5G system may be included in the embodiment of the present invention.
  • a terminal device including a device that provides voice and/or data connectivity to a user, for example, may include a handheld device having a wireless connection function, or a processing device connected to a wireless modem.
  • the terminal device can communicate with the core network via a Radio Access Network (RAN) to exchange voice and/or data with the RAN.
  • the terminal device may include a user equipment (User Equipment, UE), a wireless terminal device, a mobile terminal device, a Subscriber Unit, a Subscriber Station, a mobile station, a mobile station, and a remote station.
  • Station Remote Station
  • AP Access Point
  • Remote Terminal Access Terminal
  • User Terminal User Agent
  • User Equipment User Equipment
  • a mobile phone or "cellular” phone
  • a computer with a mobile terminal device a portable, pocket, handheld, computer built-in or in-vehicle mobile device, smart wearable device, and the like.
  • PCS Personal Communication Service
  • SIP Session Initiation Protocol
  • WLL Wireless Local Loop
  • PDA Personal Digital Assistant
  • Smart Watches smart helmets, smart glasses, smart bracelets, and other equipment.
  • restricted devices such as devices with lower power consumption, or devices with limited storage capacity, or devices with limited computing capabilities. Examples include information sensing devices such as bar codes, radio frequency identification (RFID), sensors, global positioning systems (GPS), and laser scanners.
  • RFID radio frequency identification
  • GPS global positioning systems
  • Time scheduling unit refers to a time unit such as at least one slot or at least one subframe or at least one mini-slot or at least one mini-subframe.
  • a time domain resource composed of a plurality of time slots or a plurality of subframes or a plurality of mini-slots or a plurality of micro-subframes.
  • Reliability level used to indicate the probability that the bit position in the modulation symbol is successfully transmitted or a bit error occurs when the modulation symbol is transmitted.
  • the bit position with high reliability level indicates that the probability of successful transmission of the bit position is high or the probability of occurrence of bit error is low.
  • RV Redundancy version
  • Bit sequence is a sequence consisting of bits "0" and/or "1".
  • the length of the bit sequence refers to the number of bits included in the bit sequence.
  • the bit sequence 00 includes 2 bits and has a length of 2;
  • the bit sequence 111 includes 3 bits and has a length of 3;
  • the bit sequence "0100" includes 4 bits and has a length of 4.
  • a transport block (transport blocB, TB) and a code block (code blocB, CB) can all be regarded as a bit sequence.
  • the code block is obtained by dividing the transport block or the processed transport block, and is an encoded object. Therefore, in the present application, the code block length refers to the number of bits included in the bit sequence corresponding to the code block, and the code block length may also be referred to as a code block size; the transport block length refers to the bit sequence corresponding to the transport block. The number of bits included, the transport block length may also be referred to as the transport block size. It will be appreciated that as technology advances, transport blocks or code blocks may have different terminology names.
  • the processed transport block may also be understood as a transport block, and the process may be to add a check bit on the basis of the initial transport block, for example, adding a cyclic redundancy check (CRC) bit.
  • CRC cyclic redundancy check
  • the embodiments of the present application refer to ordinal numbers such as “first”, “second”, “third”, and “fourth” for distinguishing multiple objects, and are not used to define multiple objects. Order, timing, priority, or importance.
  • the wireless communication system of Figure 2 can include a terminal device and a base station.
  • the base station is configured to provide communication services for the terminal device and access the core network, and the terminal accesses the network by searching for synchronization signals, broadcast signals, and the like sent by the base station.
  • a terminal device may perform data transmission only with one base station, or may perform data transmission with multiple base stations.
  • a base station can perform data transmission with one terminal device or data transmission with multiple terminal devices. This application does not specifically limit this.
  • the transmitting end when the transmitting end sends data to the receiving end, for example, the terminal device sends uplink data to the network device, or the network device sends downlink data to the terminal device, and the processing procedure of the data block to be sent by the transmitting end is as shown in FIG. 3 is shown.
  • the transmitting end first performs encoding processing on the data block to be transmitted to obtain an initial bit sequence, and then maps the initial bit sequence to the modulation symbol to generate a complex-valued modulation symbol, and performs layer mapping, pre-coding processing, and the like.
  • the complex-valued modulation symbols can be applied to the transmission of the antenna port, and finally the complex-valued modulation symbols of each antenna port are mapped to the resource unit, and the generated signal is transmitted to the receiving end via the physical antenna using the OFDM signal.
  • the encoding and modulation processing of data is a major factor affecting the transmission performance of the wireless communication system.
  • advanced coding techniques can be used when encoding the data, for example, Low Density Parity Check Code (LDPC) coding or Reed-Muller Reed-Muller Codes (RM) coding mode or polarization code coding mode, etc.
  • LDPC Low Density Parity Check Code
  • RM Reed-Muller Reed-Muller Codes
  • related coding techniques have been relatively mature, and therefore, embodiments of the present invention are optimized for modulation processing.
  • each bit of the bit to be transmitted is sequentially mapped onto the modulation symbol according to the bit to be transmitted in the order of the initial bit sequence, for example,
  • the transmitted bit is "011011011001", which is modulated by 16QAM modulation.
  • each modulation symbol has 4 bits, so that every 4 bits are mapped to one according to the order of each bit in the bit to be transmitted.
  • the modulation symbol three modulation symbols are obtained as "0110", "1101", and "1001", respectively, to complete the modulation process.
  • each bit position has different reliability and can be divided into various reliable
  • the level of reliability for example, the reliability levels are ranked from high to low, followed by "first reliability", “second reliability”, and “third reliability", as shown in FIGS. 4A, 4B, and 4C.
  • 4A is a constellation diagram of 64QAM modulation symbols
  • FIG. 4B is a constellation diagram of 16QAM modulation symbols
  • FIG. 4C is a constellation diagram of QPSK modulation symbols.
  • FIG. 4A is a constellation diagram of 64QAM modulation symbols
  • FIG. 4B is a constellation diagram of 16QAM modulation symbols
  • FIG. 4C is a constellation diagram of QPSK modulation symbols.
  • each modulation symbol of the 64QAM modulation symbol includes 6 bit positions, and the 64QAM modulation symbol is represented by (I 0 Q 0 I 1 Q 1 I 2 Q 2 ), wherein the first two of each 64QAM modulation symbol
  • the reliability level of the bit positions is "first reliability", that is, I 0 , Q 0 ;
  • the reliability level of the middle two bit positions of each 64QAM modulation symbol is "second reliability", that is, I 1 , Q 1 ;
  • the reliability level of the last two bit positions of each 64QAM modulation symbol is "third reliability", that is, I 2 , Q 2 .
  • each modulation symbol of the 16QAM modulation symbol includes 4 bit positions, and the 16QAM modulation symbol is represented by (I 0 Q 0 I 1 Q 1 ), where the first two bit positions of each 16QAM modulation symbol
  • the reliability level is "first reliability", that is, I 0 , Q 0 ; the reliability level of the last two bit positions of each 16QAM modulation symbol is "second reliability", that is, I 1 , Q 1 .
  • each modulation symbol of the QPSK modulation symbol includes 2 bit positions, and the QPSK modulation symbol is represented by (I 0 Q 0 ), wherein the first bit position and the second bit of each QPSK modulation symbol
  • the reliability level of the location is "first reliability", that is, I 0 , Q 0 .
  • first reliability that is, I 0 , Q 0 .
  • the combination of the retransmission packets will increase the reliability difference between the bit positions in the mapping symbol, thereby causing an increase in the bit error rate; After the rate is increased, since the receiving end of the wireless communication system cannot be correctly decoded, multiple retransmissions are required, thereby increasing the delay and affecting the transmission performance of the wireless communication system.
  • embodiments of the present invention provide a data processing method, which is applied to a wireless communication system.
  • the transmitting end in the wireless communication system first determines the information bit field and the first parity bit field, or the information bit field, the first parity bit field, and the second parity according to the coding matrix and the data block to be transmitted.
  • the information bit field is the same bit sequence as the data block to be transmitted or the data block to be transmitted is added
  • a bit sequence obtained by the weight transformation process where the first parity bit field is a bit field obtained by encoding the data block to be transmitted by using the first part of the coding matrix, where the second parity bit
  • the transmitting end when transmitting data, obtains at least one bit field included in the L to-be-transmitted bits through the data block to be transmitted and the coding matrix, and assigns a priority to each bit field, for example, an important one.
  • the bit field is assigned a higher priority, so that when the L bits to be transmitted are mapped, the important bit field of the L to-be-transmitted bits is mapped to the bit position of the modulation symbol with a high reliability level, which increases the important
  • the reliability of the bit field during transmission can reduce the bit error rate of the wireless communication system and improve the transmission performance of the wireless communication system.
  • an embodiment of the present invention provides a data processing method, and the process of the method is described as follows:
  • Step 501 The network device performs encoding processing on the data block to be transmitted to obtain an initial bit sequence.
  • the preset coding matrix may be an encoding matrix used in LDPC encoding, or may be an encoding matrix used in RM encoding, or may be an encoding matrix used in Polar encoding, or may be other encoding methods.
  • the coding matrix in the embodiment of the present invention is not limited.
  • the number of the coding matrix preset in the network device may be one, so that the network device needs to transmit data in one coding mode; or multiple types, so that the network device can be configured according to the channel capacity and configuration of the wireless communication system. Information or application scenarios, etc. to determine different coding matrices.
  • the preset coding matrix may be one of multiple types of coding matrices, but the various coding matrices have one of the following two structures:
  • the first matrix structure is a first matrix structure
  • the coding matrix comprises a first part and a second part, wherein the first part comprises a symmetric matrix or an asymmetric matrix of the size a1 ⁇ a1, the elements on the main diagonal and the sub-diagonal are the same and a1 ⁇ N
  • the second part comprises a symmetric matrix of the same size as a2 ⁇ a2, the elements on the main diagonal are the same, and a2 ⁇ M matrix, and a1, a2, M, and N are positive integers greater than 1.
  • the second matrix structure is the second matrix structure
  • the coding matrix is a symmetric matrix or an asymmetric matrix having a size of a1 ⁇ a1, which are all the same on the main diagonal and the sub-diagonal, and a matrix of a1 ⁇ N, and a1 and N are positive integers greater than 1. .
  • the encoding matrix includes only the first portion of the first encoding structure.
  • the preset coding matrix may be directly used for coding; or the Z ⁇ Z matrix may be used to extend the preset coding matrix to obtain an extended coding matrix, and then The data block is encoded using the extended coding matrix.
  • the Z ⁇ Z matrix may be one of a matrix of an all-zero matrix or a unit matrix or a unit matrix of a size of Z ⁇ Z after cyclic shifting, Z is a spreading factor, and Z is a positive integer greater than or equal to 2. .
  • the structure of the initial bit sequence obtained by the network device after encoding is also different. According to the two structures of the preset coding matrix, the structure of the initial bit sequence is also divided into two types:
  • the first bit structure is a bit structure having the first bit structure:
  • the initial bit sequence obtained by the network device includes an information bit field S, a first parity bit field P1, and a second parity bit field P2.
  • the information bit field S is the same bit sequence as the data block to be transmitted or the bit sequence obtained by performing weighted transformation processing on the data block to be transmitted. For example, if the data block to be transmitted is “01101101”, the information bit field S is also "01101101"; or the data block to be transmitted is "01101101", and the data block to be transmitted is multiplied by a weighting matrix, and the obtained bit sequence is the information bit field S, and the weighting matrix may be an invertible matrix or the like. This is not a limitation.
  • the first parity bit field P1 is a bit field obtained by encoding a data block to be transmitted in a first part of the preset coding matrix, and may be a bit field obtained by encoding a data block to be transmitted using all elements of the first part, and also It may be a bit field obtained by encoding a data block to be transmitted using a partial element of the first part.
  • the second parity bit field P2 is a bit field obtained by encoding the data block to be transmitted in the second part of the preset coding matrix, and may be a bit field obtained by coding the data block to be transmitted using all the elements of the second part. It may also be a bit field obtained by encoding a data block to be transmitted using a partial element of the second part.
  • the initial bit sequence obtained by the network device includes the information ratio field S and the first check bit field P1.
  • the information bit field S and the first parity bit field P1 in the second bit structure are the same as those of the information bit field S and the first parity bit field P1 in the first bit structure, and are not described herein again.
  • the information bit field in the two bit structures may also be divided into a first information bit field S1 and a second information bit field S2.
  • the first information bit field S1 is a bit field corresponding to the first K column element of the first N column elements of the first portion, for example, K is 2; the second information bit field S2 is the first K column with the first N column elements The bit field corresponding to the element other than .
  • the structure of the initial bit sequence may be determined as one of the bit structures according to the channel capacity or the configuration information of the wireless communication system, and is not limited herein.
  • the method in the embodiment of the present invention is performed by taking the preset coding matrix as the coding matrix used in the LDPC coding, that is, the LDPC code, and the structure of the LDPC code is the first matrix structure.
  • the preset coding matrix as the coding matrix used in the LDPC coding, that is, the LDPC code
  • the structure of the LDPC code is the first matrix structure.
  • the first part of the LDPC code contains the matrix elements of the box to the left of Figure 6, and the second part contains the matrix elements of the box to the right of Figure 6.
  • an initial bit sequence as shown in FIG. 7 is obtained, and the number of bits of the initial bit sequence is LA.
  • the number of bits included in the information bit field S is LS, which is the same as the bit sequence in the data block to be transmitted.
  • the first parity bit field P1 is obtained by encoding the data block to be transmitted in the first part of the LDPC code.
  • the bit sequence includes a bit number LP1
  • the second parity bit field P2 is a bit sequence obtained by encoding a data block to be transmitted in a second part of the LDPC code, and the number of bits included is LP2.
  • Step 502 Determine a starting position of L to-be-transmitted bits from the initial bit sequence.
  • the network device may determine the starting position of the L to-be-transmitted bits by using a method for determining a starting position in the prior art, and details are not described herein again.
  • the network device may determine the starting position of the L to-be-transmitted bits by using the following method:
  • the method for determining the value V is as follows:
  • Method 1 Determine the value of the value V according to the number of bits LA of the initial bit sequence, the spreading factor Z and the RV, and the calculation method satisfies:
  • V RV 1 ⁇ Z + V0;
  • V0 is an integer, for example, V0 is an integer multiple of the expansion factor Z; and RV 1 is an integer of all the values of the RV that is less than or equal to the number of columns nb of the preset coding matrix, and
  • nb has multiple values, which may be different according to different practical applications, and may be the maximum value of the number of columns nb of the preset coding matrix, for example, 34, or the number of columns of the preset coding matrix.
  • the minimum value of nb for example 20.
  • the starting position of the L to-be-transmitted bits determined by the above method is an integer multiple of Z, thereby enabling the wireless communication system to support rate matching and adaptive scheduling transmission at the packet level of Z.
  • RV 1 is an integer of all the values of the RV that is less than or equal to the number of columns nb of the preset coding matrix
  • V0 is an integer, for example, V0 is an integer multiple of the expansion factor Z;
  • Ntx is a positive integer, for example, Ntx is an initial bit sequence or a transport block (TB) or a code block (CB)
  • the maximum number of transmissions, or Ntx is the number of all values of RV.
  • RV 1 is an integer greater than or equal to 0 and less than Ntx, for example, RV 1 may be one of all values of RV.
  • Z1 is a positive integer multiple of the expansion factor Z
  • Z2 is a common multiple of Z1 and Ntx
  • Z3 is a common multiple of Z1 and N1
  • Z4 is a common multiple of Z1 and (Ntx-N1).
  • L1 LS+LP1.
  • the value of the Ntx may also be set according to different application scenarios of the wireless communication system or a coding matrix preset in the network device. As shown in Table 1 - Table 2, in Table 1, when the wireless communication system is applied to an Ultra-Reliable and Low Latency Communications (URLLC) scenario, the value of Ntx is 1 and / Or 2, that is, Ntx can be a fixed value or two values. When Ntx takes two values, the specific value of Ntx can be determined by the method shown in Table 2.
  • URLLC Ultra-Reliable and Low Latency Communications
  • the value of Ntx is 1
  • the size of the coding matrix is 8 ⁇ 32
  • the value of Ntx is 2
  • the wireless communication system is applied to Enhanced Mobile Broadband (Enhanced Mobile Broadband, In the case of eMMB)
  • the value of Ntx is 4 and/or 6
  • the wireless communication system is applied to a Massive Machine Type Communications (mMTC) scenario
  • the value of Ntx is 6 and/or 8.
  • the coding matrix 1, the coding matrix 2, and the coding matrix 3 represent three different coding matrices, which are respectively coding matrices of different sizes.
  • the sizes of the coding matrix 1, the coding matrix 2, and the coding matrix 3 may be respectively 10 ⁇ 20, 8 ⁇ 32 and 20 ⁇ 60
  • the value of Ntx is related to the number of columns of the coding matrix. The larger the number of columns of the coding matrix, the larger the value of Ntx.
  • the sizes of the coding matrix 1, the coding matrix 2, and the coding matrix 3 may be 10 ⁇ 20, 8 ⁇ 32, and 20 ⁇ 60, respectively.
  • the number of columns of the coding matrix 1 is 20, and the value of Ntx is 2 and/or 4.
  • the number of columns of the coding matrix 2 is 32, the value of Ntx is 6; the number of columns of the coding matrix 3 is 60, and the value of Ntx is 8.
  • the overhead of the RV control information of the wireless communication system can be dynamically adjusted according to the maximum number of transmissions:
  • the overhead of RV control information is For example, the LTE system defines that the maximum number of transmissions Ntx of one TB block is four times, so that the overhead of the control information of the RV is 2 bits, which can reduce the overhead of the control information of the RV of the wireless communication system.
  • Method 2 Determine the value of the value V according to the number of bits LA of the initial bit sequence, the number of bits to be transmitted L and RV, and the calculation method satisfies:
  • V (RV 1 ⁇ L+V0)mod LA
  • the RV 1 is an integer greater than or equal to 0 and less than Ntx.
  • the definition and value of the Ntx are the same as the method 1 and are not described herein again.
  • the number L of L bits to be transmitted may be preset. For example, the LTE system allows the number of bits per transmission to not exceed 4536, and L takes an integer less than or equal to 4536.
  • Ntx can be the maximum number of transmissions of one CB
  • the value of L is determined according to the resource allocation size of the default configuration, it is a fixed value, thereby The corresponding start positions in the respective code blocks of the wireless communication system are the same, enabling the wireless communication system to support code block level rate matching and SPS scheduled transmission in units of CB.
  • Method 3 Determine the value of the value V according to the number of bits LA and RV of the initial bit sequence, and the calculation method satisfies:
  • V RV 1 +V0;
  • RV 1 is a positive integer less than (LA-V0).
  • the wireless communication system can support the bit level in units of bits. Rate matching and adaptive scheduling transmission.
  • the overhead of RV control information is For example, the wireless communication system is applied to an encoding processing scenario in which the number of bits of the data block to be transmitted is 16 and the encoding rate is 1/4. At this time, the number of bits LA of the initial bit sequence is 64, and the RV is The overhead of the control information does not exceed 6 bits, so that the overhead of the control information of the RV of the wireless communication system can be reduced.
  • the network device After determining the value of the value V, the network device determines a number of starting positions according to the value V.
  • the number of starting positions is the same as the number of RV values, and the value of RV is 0, 1, 2, As an example, the network device determines four V values according to the number of RV values, and further determines four starting positions as shown in FIG.
  • each time the network device transmits only one starting position corresponding to the current transmission is selected from the determined multiple starting positions. For example, any one of the multiple starting positions may be selected.
  • the position is the starting position corresponding to the current transmission; the value of one RV may be fixedly configured for each transmission in advance, and each time the transmission is performed, the value of the RV corresponding to the current transmission is first determined, and then multiple A starting position corresponding to the determined value of the RV is selected as the starting position of the current transmission.
  • the value of RV in the first transmission is set to 0 in advance
  • the value of RV in the first retransmission is 2
  • Step 503 Determine L to-be-sent bits from the initial bit sequence.
  • the L bits that is, the L to-be-transmitted bits
  • the value of L may be preset.
  • the network device can determine the number L of bits of the to-be-transmitted bit according to the default configuration or the dynamically configured resource allocation size.
  • Step 504 Determine a priority of each bit field in at least one bit field included in the L to-be-transmitted bits.
  • the network device After the network device determines the L to-be-transmitted bits from the initial bit sequence, the network device first determines at least one bit field included in the L to-be-transmitted bits, for example, the L to-be-transmitted bits are L bits as shown in FIG. 9B,
  • the L bits include all bits of the second parity bit field P2, all bits of the information bit field S, and partial bits in the first parity bit field P1, such that the L bits to be transmitted include the information bit field S, A parity bit field P1 and a second parity bit field P2.
  • the priority of each bit field is determined according to a priority division manner.
  • the priority division manner may be one of multiple preset priority division manners. In the embodiment of the present invention, the preset multiple priority division manners include the following ten types:
  • the first priority division manner the priority of the information bit field S is the first priority, and the priority of the check bit field P is the second priority, the first priority is higher than the second priority, and the check bit
  • the field includes a first parity bit field P1 and/or a second parity bit field P2.
  • the L bit to be transmitted field includes the information bit field S and the first parity bit field P1, it is determined that the information bit field S has a higher priority than the first parity bit field P1;
  • the information bit field S, the first parity bit field P1, and the second parity bit field P2 are included in the to-be-transmitted bit field, it is determined that the information bit field S has a higher priority than the first parity bit field P1 and the second school.
  • the bit field P2 is checked, and the priority of the first parity bit field P1 is the same as the priority of the second parity bit field P2.
  • the second priority division manner the priority of the information bit field S is the first priority, the priority of the first check bit field P1 is the second priority, and the priority of the second check bit field P2 is the third priority Level, the first priority is higher than the second priority, and the second priority is higher than the third priority.
  • the third priority division manner the priority of the information bit field S is the first priority, the priority of the second check bit field P2 is the second priority, and the priority of the first check bit field P1 is the third priority Level, the first priority is higher than the second priority, and the second priority is higher than the third priority.
  • the fourth priority division manner the priority of the parity bit field P is the first priority, and the priority of the information bit field S is the second priority, and the first priority is higher than the second priority.
  • the priority of the first parity bit field P1 is higher than the information bit field S;
  • the priority of the first parity bit field P1 and the priority of the second parity bit field P2 are determined.
  • the levels are all first priority, and the priority is higher than the priority of the information bit field S.
  • the fifth priority division manner the priority of the first check bit field P1 is the first priority, the priority of the second check bit field P2 is the second priority, and the priority of the information bit field S is the third priority Level, the first priority is higher than the second priority, and the second priority is higher than the third priority.
  • the sixth priority division manner the priority of the second check bit field P2 is the first priority, the priority of the information bit field S is the second priority, and the priority of the first check bit field P1 is the third priority Level, the first priority is higher than the second priority, and the second priority is higher than the third priority.
  • the seventh priority division manner the priority of the first check bit field P1 is the first priority, the priority of the information bit field S is the second priority, and the priority of the second check bit field P2 is the third priority Level, the first priority is higher than the second priority, and the second priority is higher than the third priority.
  • the eighth priority division manner the priority of the first check bit field is the first priority, and the priority of the second check bit field is the second priority, and the first priority is higher than the second priority.
  • the ninth priority division manner the priority of the second check bit field is the first priority, and the priority of the first check bit field is the second priority, and the first priority is higher than the second priority.
  • the tenth priority division manner the priority of the second check bit field is the first priority, the priority of the first check bit field is the second priority, and the priority of the information bit field is the third priority, One priority is higher than the second priority, and the second priority is higher than the third priority.
  • the information bit field may not be included in the L to-be-transmitted bits.
  • the retransmission may only retransmit the first parity bit field and the second parity bit field.
  • the L to-be-transmitted bits may only include one bit field.
  • the L to-be-transmitted bits have the same priority, for example, the L to-be-sent bits are the first priority.
  • all or part of the foregoing priority division manner may be implemented by a constellation rearrangement technology.
  • the network device may select one of the ten priority division manners to divide the priority of at least one bit field included in the L to-be-transmitted bits.
  • the priority division manner adopted by the network device to retransmit the data block to be transmitted is as follows:
  • the first type when the network device retransmits the data block to be sent, the network device may select a priority division manner different from the priority division manner used when transmitting the data block to be sent for the first time, and wait for retransmission.
  • the at least one bit field included in the transmit bit is prioritized.
  • the first transmission of the data block to be transmitted corresponds to the L first to-be-sent bits, and the corresponding L second to-be-sent bits are retransmitted, where the L first to-be-sent bits and L are to be transmitted.
  • the second to-be-sent bits include an information bit field S, a first parity bit field P1, and a second parity bit field P2.
  • the second priority division manner is used to determine L first to-be-transmitted bits.
  • the priority of the at least one bit field included that is, the priority of the information bit field S is higher than the priority of the first parity bit field P1, and the priority of the first parity bit field P1 is higher than the second parity bit The priority of field P2.
  • the network device needs to adopt a priority division manner other than the second priority division manner, and performs priority division of the bit fields on the L second to-be-sent bits.
  • the network may be used.
  • a priority division manner whereby, in retransmission, the priority of the first parity bit field P1 is higher than the priority of the information bit field S, and the priority of the information bit field S is higher than the second parity bit field P2 Priority.
  • the L first to-be-sent bits and the L second to-be-sent bits may be identical, may be partially the same, or may be completely different.
  • the number of corresponding to-be-transmitted bits when the data block to be transmitted is transmitted for the first time may be the same as or different from the number of bits to be transmitted when the data block to be transmitted is retransmitted. For example, when the data block to be transmitted is transmitted for the first time, 16 to-be-transmitted bits are determined, and when the data block to be transmitted is retransmitted, only 12 to-be-sent bits are determined.
  • the second type when the network device retransmits the data block to be sent, the network device may select a priority division manner different from the priority division manner used when retransmitting the data block to be sent last time. At least one bit field included in the transmitted bit to be transmitted is prioritized. For example, when the data block to be transmitted is retransmitted for the second time, the L third to-be-transmitted bits are corresponding, and the third L-th to-be-sent bits corresponding to the data block to be transmitted are retransmitted for the third time, where L The three to-be-transmitted bits and the L fourth to-be-transmitted bits each include an information bit field S, a first parity bit field P1, and a second parity bit field P2.
  • the division manner determines the priority of at least one bit field included in the L third to-be-sent bits; and in the third retransmission, a priority division manner other than the second priority division manner is adopted, and L pairs are used.
  • the fourth to-be-sent bit performs priority division of the bit field.
  • the L third to-be-sent bits and the L fourth to-be-sent bits may be identical, may be partially the same, or may be completely different.
  • the number of corresponding to-be-transmitted bits when the data block to be transmitted is retransmitted for the second time may be the same as or different from the number of bits to be transmitted when the data block to be transmitted is retransmitted for the third time. For example, when the data block to be transmitted is retransmitted for the second time, 16 bits to be transmitted are determined, and when the data block to be transmitted is retransmitted for the third time, only 12 bits to be transmitted are determined.
  • each of the determined to-be-transmitted bits includes at least one bit field may be different each time the data block to be transmitted is transmitted, for example, when the first transmission is performed, the determined L1 to-be-sent bits include the information bit field S and the first check.
  • Bit field P1 when the first retransmission is performed, the determined L2 to-be-sent bits include an information bit field S, a first parity bit field P1, and a second parity bit field P2.
  • the priority division mode used for the first transmission is the first type
  • the priority division mode used in the first retransmission is the second type.
  • the two priority division modes are different, the two transmissions are performed twice.
  • the network device may adopt a preset rule. Determine the priority division method used in retransmission.
  • the preset rules can be as follows:
  • the first preset rule the priority of a particular bit field is different when the previous transmission and the subsequent transmission are guaranteed.
  • the particular bit field can be a bit field or a plurality of bit fields. For example, if the specific bit field is the information bit field S, then, in the previous transmission, for example, the first transmission or the previous retransmission, the first priority division manner is adopted, according to the preset rule, in the subsequent transmission, For example, the first retransmission or the next retransmission can only select one of the fourth to seventh prioritization modes.
  • a specific bit field is a plurality of bit fields, for example, a specific bit field is an information bit field and a first parity bit field
  • a specific implementation process of the preset rule is the same as when a specific bit field is a bit field, This will not be repeated here.
  • the second preset rule the same bit field has different priorities when the previous transmission and the subsequent transmission are guaranteed.
  • the bit fields of the previous transmission and the subsequent transmission are the information bit field S, the first parity bit field P1, and the second parity bit field P2.
  • the second priority division mode is adopted, according to the preset rule, in the subsequent transmission, for example, the first retransmission or the next retransmission, in order to ensure If the priorities of the information bit field S, the first parity bit field P1, and the second parity bit field P2 are both changed, only one of the fifth priority division mode and the sixth priority division mode may be selected. .
  • the step 503 and the step 504 may be used in combination, that is, after the network device determines the location where the L bits to be transmitted are located according to the starting position, then L to be sent according to the location where the L bits to be transmitted are located.
  • the bit includes at least one bit field, and then determines a priority of each bit field in the at least one bit field, and sequentially acquires the L bits according to a priority from high to low, to obtain L to-be-transmitted bits, thereby When the device acquires L to-be-sent bits, the L to-be-sent bits are arranged in descending order of priority. Referring to FIG.
  • the priority of the bit field is higher than the priority of the second parity bit field, so that the L bits are read in descending order of priority, resulting in L to-be-transmitted bits as shown in FIG.
  • Step 505 Map the L to-be-transmitted bits to L bit positions included in the modulation symbol.
  • the bits in the bit field with the higher priority are mapped to the bit positions of the modulation symbol having a higher reliability level.
  • the priority division manner adopted by the network device may be different each time the transmission is performed, so that the bit positions to which the L to-be-transmitted bits are mapped may be different each time of transmission.
  • the following describes an example in which L bits to be transmitted are mapped to 64QAM modulation symbols.
  • the bit position of the third reliability of the symbol, i.e., I 2 and/or Q 2 of 64QAM, is as shown in Fig. 11B.
  • the bit position of the third reliability of the symbol, i.e., I 2 and/or Q 2 of 64QAM, is as shown in Fig. 11F.
  • bit position i.e., I 0 and/or Q 0 of 64QAM
  • the bits in the information bit field S are mapped to the bit position of the third reliability of the 64QAM modulation symbol, i.e., I 2 and/or Q 2 of 64QAM, as shown in FIG. 11G.
  • Bit position i.e., I 0 and/or Q 0 of 64QAM
  • the bits in the first parity bit field P1 are mapped to the bit positions of the first reliability of the 64QAM modulation symbols, ie, I 0 and/or Q 0 of 64QAM; the bits in the second parity bit field P2 It is mapped to the bit position of the third reliability of the 64QAM modulation symbol, that is, I 2 and/or Q 2 of 64QAM, as shown in FIG. 11K.
  • the bits in the second parity bit field P2 are mapped to the bit positions of the first reliability of the 64QAM modulation symbols, ie, I 0 and/or Q 0 of 64QAM; the bits in the first parity bit field P1 Mapped to the bit position of the third reliability of the 64QAM modulation symbol, i.e., I 2 and/or Q 2 of 64QAM, as shown in FIG. 11M.
  • bit position i.e., I 0 and/or Q 0 of 64QAM
  • the bits in the information bit field S are mapped to the third reliability bit position of the 64QAM modulation symbol, i.e., I 2 and/or Q 2 of 64QAM, as shown in FIG. 11N.
  • the modulation orders Om of QPSK, 16QAM, 64QAM, and 256QAM are 2, 4, 6, and 8, respectively.
  • the information bit field S has a higher priority than the first parity bit field P1, in which the L bits to be transmitted include the information bit field S, the first parity bit field P1, and the second parity bit field P2.
  • the 64QAM modulation symbols used for mapping are: (I 0 (0) Q 0 (0) I 1 (0) Q 1 (0) I 2 (0) Q 2 (0)) and (I 0 (1) ) Q 0 (1) I 1 (1) Q 1 (1) I 2 (1) Q 2 (1)), where bit positions I 0 (0), Q 0 (0), I 0 (1), The reliability level of Q 0 (1) is the first reliability, and the reliability level of the bit positions I 1 (0), Q 1 (0), I 1 (1), and Q 1 (1) is the second reliability. The reliability level of the bit positions I 2 (0), Q 2 (0), I 2 (1), and Q 2 (1) is the third reliability.
  • bits b0-b3 are information bit fields
  • bits b4-b7 are first parity bit fields
  • bits b8-b11 are second parity bit fields
  • bits b0-b3 are sequentially mapped to Bit positions I 0 (0), Q 0 (0), I 0 (1), Q 0 (1)
  • bits b4-b7 are sequentially mapped to bit positions I 1 (0), Q 1 (0), I 1 (1), Q 1 (1)
  • bits b8-b11 are sequentially mapped to bit positions I 2 (0), Q 2 (0), I 2 (1), Q 2 (1), as shown in FIG. 12A. Show.
  • bits b0-b3 are sequentially mapped to bit positions I 0 (0), I 0 (1), Q 0 (0), Q 0 (1), and bits b4-b7 are sequentially mapped to bit position I 1 ( 0), I 1 (1), Q 1 (0), Q 1 (1), the bits b8-b11 are sequentially mapped to the bit positions I 2 (0), I 2 (1), Q 2 (0), Q 2 (1) is as shown in Fig. 12B.
  • bits b0-b5 are information bit fields
  • bits b6-b7 are first parity bit fields
  • bits b8-b11 are second parity bit fields
  • the bit position of the first reliability is only Including I 0 (0), Q 0 (0), I 0 (1), Q 0 (1) 4 bit positions
  • two bits b4 and b5 may be mapped to the bit positions I 1 (0), Q 1 (0) whose reliability level is the second reliability, or The two bits b0 and b1 are mapped to bit positions I 1 (1), Q 1 (1) whose reliability level is the second reliability.
  • bits b0-b5 are sequentially mapped to bit positions I 0 (0), I 0 (1), Q 0 (0), Q 0 (1), I 1 (0), I 1 (1)
  • bits B6-b7 are sequentially mapped to bit positions Q 1 (0), Q 1 (1)
  • bits b8-b11 are sequentially mapped to bit positions I 2 (0), I 2 (1), Q 2 (0), Q 2 (1), as shown in Fig. 12B.
  • bits b0 and b1 are information bit fields
  • bits b2-b7 are first parity bit fields
  • bits b8-b11 are second parity bit fields, since the number of bits of the first priority is only There are two
  • the bit position of the first reliability includes four.
  • any two bits of the bits b3-b7 whose priority is second only to the first priority are mapped to two of the first reliability.
  • two bits b3 and b4 may be mapped to bit positions I 1 (0), Q 1 (0) whose reliability level is the first reliability, or two bits of b0 and b1 may be mapped. To the bit positions I 1 (1), Q 1 (1) whose reliability level is the second reliability.
  • bits b0, b1 are sequentially mapped to bit positions I 0 (0), Q 0 (0), and bits b2-b7 are sequentially mapped to bit positions I 0 (1), Q 0 (1), I 1 (0).
  • bits b2-b7 are sequentially mapped to bit positions I 0 (1), Q 0 (1), I 1 (0).
  • Q 1 (0), I 1 (1), Q 1 (1), bits b8-b11 are sequentially mapped to bit positions I 2 (0), Q 2 (0), I 2 (1), Q 2 (1), as shown in Fig. 12A.
  • bits b0, b1 are sequentially mapped to the bit positions I 0 (0), I 0 (1)
  • the bits b2 - b7 are sequentially mapped to the bit positions Q 0 (0), Q 0 (1), I 1 ( 0)
  • I 1 (1), Q 1 (0), Q 1 (1), bits b8-b11 are sequentially mapped to bit positions I 2 (0), I 2 (1), Q 2 (0), Q 2 (1), as shown in Figure 12B.
  • the priority of the information bit field can be set to the highest priority, thereby mapping the bits in the information bit field to the bit position with high reliability level, thereby reducing the information.
  • the bit error rate of the bit field when retransmitting, the priority of the check bit field can be set to the highest priority, the bit error rate of the check bit field can be reduced, the number of retransmissions can be reduced, and the delay can be reduced.
  • the network device may determine the priority division mode used in the retransmission by using the foregoing two preset rules.
  • the other rules or manners determine the priority division mode used in the retransmission, which is not limited in this application.
  • FIG. 13A and FIG. 13B illustrate the impact of the foregoing two preset rules on the mapping process.
  • FIG. 13A illustrates the influence of the first preset rule on the mapping process
  • FIG. 13B shows the second preset rule pair. The impact of the mapping process.
  • the L transmit bits to be transmitted in the previous transmission and the subsequent transmission in FIG. 13A and FIG.
  • the information bit field S, the first parity bit field P1, and the second parity bit field P2 are sequentially mapped to the bit position of the first reliability of the modulation symbol, and the bit of the second reliability.
  • Position and the bit position of the third reliability in the subsequent transmission, the reliability level of the bit position to which the information bit field S is mapped is guaranteed to be unchanged, and the third priority division mode is adopted, thereby the first parity bit field P1 maps to the bit position of the third reliability, and maps the second parity bit field P2 to the bit position of the second reliability.
  • the information bit field S, the first parity bit field P1, and the second parity bit field P2 are sequentially mapped to the bit position of the first reliability of the modulation symbol, and the bit of the second reliability.
  • Position and bit position of the third reliability; at the time of the next transmission, the reliability levels of the bit positions to which the information bit field S, the first parity bit field P1, and the second parity bit field P2 are mapped are different, Adopting a sixth priority division manner, thereby mapping the information bit field S to the bit position of the second reliability, mapping the first parity bit field P1 to the third reliability bit position, and the second parity bit field P2 maps to the bit position of the first reliability.
  • mapping manners of FIG. 13A and FIG. 13B are only used to describe a specific implementation manner of the data processing method in the embodiment of the present invention, and other specific implementation manners may be used by those skilled in the art, which are not limited herein.
  • step 506 is further included: ordering the L to-be-transmitted bits in descending order of priority.
  • the network device sorts the L to-be-sent bits, and arranges the bit field with the higher priority before the bit field with the lower priority. For example, the network device obtains L to-be-transmitted bits as shown in FIG. 9B, and the bit fields of the L to-be-transmitted bits are sequentially in the order of the second parity bit field P2, the information bit field S, and the first parity bit field P1, and the network The device adopts a second priority division manner, and determines that the priority of the information bit field S is higher than the priority of the first parity bit field P1, and the priority of the first parity bit field P1 is higher than the second parity bit field. The priority of P2. At this time, the network device sorts the L to-be-sent bits to obtain L to-be-transmitted bits as shown in FIG.
  • the network device maps the L to-be-transmitted bits as shown in FIG. 10 to the L bit positions of the modulation symbol according to the method in step 505, and details are not described herein again.
  • step 506 is an optional step, that is, the network device sorts the L to-be-sent bits is an optional process, and the network device may not perform the L pending after acquiring the L to-be-transmitted bits. By transmitting the bits for sorting, the L bits to be transmitted are directly mapped to the L bit positions of the modulation symbols.
  • Step 507 Output the mapped modulation symbols.
  • the mapped modulation symbols are obtained. For example, after mapping 12 to-be-transmitted bits to 12 bit positions of 64QAM modulation symbols, two mapped 64QAM modulation symbols are obtained; after 12 bits to be transmitted are mapped to 12 bit positions of 16QAM modulation symbols, Three mapped 64QAM modulation symbols are obtained.
  • a person skilled in the art can select an appropriate modulation method according to the specific requirements of the wireless communication system. For example, if the wireless communication system requires a higher spectrum utilization rate, the 64QAM modulation mode can be selected; if the wireless communication system requires a lower error rate, the 16QAM modulation mode can be selected, which is not exemplified herein.
  • Step 508 Perform interleaving processing on the mapped modulation symbols by using a block interleaving manner to generate intermodulation processed modulation symbols.
  • the network device may perform block interleaving processing on the mapped modulation symbols after obtaining the mapped modulation symbols.
  • one of the number of rows and the number of columns of the interleaving matrix in the block interleaving manner is determined according to the length of the time scheduling unit and/or the number of symbols of the modulation symbol.
  • the method for determining the number of rows or columns of the interleaving matrix can be as follows:
  • the number of rows or columns of the interleaving matrix is an integer closest to the square root of the number of symbols of the modulation symbol, that is, the number of rows or columns of the interleaving matrix is equal to
  • the number of rows or columns of the interleaving matrix is equal to the length of the time scheduling unit, wherein the length of the time scheduling unit is represented by the number of OFDM symbols included for transmitting the data block to be transmitted. For example, if a slot contains 6 OFDM symbols, the number of rows or columns of the interleaving matrix is 6.
  • the network device may send multiple sets of L to-be-sent bits generated by multiple sets of data blocks to be transmitted, and at this time, the number of symbols of the modulation symbols used to determine the number of rows or columns of the interleaving matrix. Is: the total number of modulation symbols required to map sets of L bits to be transmitted to bit positions on the modulation symbols.
  • the L C modulation symbols are subjected to block interleaving processing according to the interlace matrix.
  • the modulation symbol may be the minimum processing unit, or the bits in the modulation symbol may be the minimum processing unit, and the interleaving processing may be performed, which is not used in the embodiment of the present invention. limit.
  • the interpolated modulation symbols are obtained by column readout, which are C 0 , C 4 , C 8 , C 12 , C 1 , C 5 , C 9 , C 13 , C 2 , C 6 , C 10 , C 14 , C 3 , C 7 , C 11 , C 15 , as shown in Figure 15. Then output C 0 , C 4 , C 8 , C 12 to the four subcarriers of the first OFDM symbol, and output C 1 , C 5 , C 9 , C 13 to the four subcarriers of the second OFDM symbol.
  • the network device sends two sets of modulation symbols corresponding to two sets of L to-be-transmitted bits generated by two sets of data blocks to be transmitted at the same time, where the first group of modulation symbols are C 0 , C 1 , C 2 , C 3 , C 4 , C 5 , C 6 , C 7 , the second set of modulation symbols are C′ 0 , C′ 1 , C′ 2 , C′ 3 , C′ 4 , C′ 5 , C′ 6 , C′ 7 At this time, the two sets of modulation symbols are alternately read in a row writing manner, and an interleaving matrix as shown in FIG. 16 is obtained.
  • the interleaving matrix has a total of 16 elements, and the number of rows and the number of columns are 4.
  • the interpolated modulation symbols are obtained by column readout, which are C 0 , C′ 0 , C4 , C′ 4 , C 1 , C′ 1 , C 5 , C′ 5 , C 2 , C′ 2 , C 6 , C' 6 , C 3 , C' 3 , C 7 , C' 7 are shown in FIG . Then output C 0 , C′ 0 , C 4 , C′ 4 to the four subcarriers of the first OFDM symbol, and output C 1 , C′ 1 , C 5 , C′ 5 to the second OFDM symbol.
  • C 2 , C′ 2 , C 6 , C′ 6 are output to the four subcarriers of the third OFDM symbol, and C 3 , C′ 3 , C 7 , C′ 7 are output to the fourth.
  • Four subcarriers of OFDM symbols are obtained, thereby obtaining 4 OFDM symbols, and the 4 OFDM symbols including four subcarriers are respectively transmitted at 4 different timings.
  • step 501 - step 504, step 506 and step 508 are optional steps, which are not necessarily performed. That is, the network device has learned the priority of the bit field it contains while reading the L bits to be transmitted, so as to directly map the bit in the bit field with high priority to the bit position of the highly reliable modulation symbol. Finally, the modulation symbol is output.
  • bit fields having different priorities are respectively mapped to different bit positions of the modulation symbol, and the modulation symbol is combined.
  • the characteristics of different reliability levels at different bit positions preferentially improve the transmission reliability of important data in the data transmission process, thereby improving the transmission performance of the wireless communication system.
  • an embodiment of the present invention provides a data processing apparatus, which may be used to execute a method according to an embodiment of the present invention.
  • the data processing apparatus includes a processor 191.
  • the processor 191 may be a central processing unit (CPU) or an application specific integrated circuit (ASIC), and may be one or more integrated circuits for controlling program execution, may be a baseband chip, and the like.
  • CPU central processing unit
  • ASIC application specific integrated circuit
  • the data processing apparatus can also include a memory 192 coupled to the processor 191, which can be coupled to the processor 191 via a bus 193.
  • the number of memories 192 may be one or more, and the memory 192 may be a Read Only Memory (ROM), a Random Access Memory (RAM), or a disk storage, and the like.
  • the memory 192 can be used to store program code required by the processor 191 to perform tasks, and the memory 192 can also be used to store data.
  • the processor 191 is configured to map the L to-be-transmitted bits to the L bit positions included in the modulation symbol, where the L to-be-transmitted bits include at least one bit field, and the bit-first mapping in the bit field with high priority
  • the at least one bit field is at least one of an information bit field, a first parity bit field, and a second parity bit field, and the information bit field is to be sent
  • the first parity bit field is obtained by encoding the data block to be transmitted using the first part of the coding matrix.
  • the second parity bit field is a bit field obtained by encoding the data block to be transmitted using a second part of the coding matrix; and outputting the modulation symbol.
  • the memory 192 stores a priority division manner of the at least one bit field, and the priority division manner of the at least one bit field is:
  • the priority of the information bit field is a first priority
  • the priority of the check bit field is a second priority
  • the first priority is higher than the second priority
  • the check bit field include a first parity bit field and/or a second parity bit field
  • the priority of the information bit field is a first priority
  • the priority of the first check bit field is a second priority
  • the priority of the second check bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the information bit field is a first priority
  • the priority of the second check bit field is a second priority
  • the priority of the first check bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the check bit field is a first priority
  • the priority of the information bit field is a second priority
  • the first priority is higher than the second priority
  • the check bit field include a first parity bit field and/or a second parity bit field
  • the priority of the first check bit field is a first priority
  • the priority of the second check bit field is a second priority
  • the priority of the information bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the second check bit field is a first priority
  • the priority of the information bit field is a second priority
  • the priority of the first check bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the first check bit field is a first priority
  • the priority of the information bit field is a second priority
  • the priority of the second check bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the first check bit field is a first priority
  • the priority of the second check bit field is a second priority
  • the first priority is higher than the second priority
  • the priority of the second check bit field is a first priority
  • the priority of the first check bit field is a second priority
  • the first priority is higher than the second priority
  • the priority of the second check bit field is a first priority
  • the priority of the first check bit field is a second priority
  • the priority of the information bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority division of at least one bit field included in the L to-be-transmitted bits is different from the priority division manner used when the data block to be transmitted is first transmitted, or the priority division manner of the at least one bit field included in the L to-be-transmitted bits is the same as the last transmission of the data block to be sent. The priority used is different.
  • the processor 191 is specifically configured to:
  • the sorted L to-be-transmitted bits are mapped to L bit positions of the modulation symbols.
  • the processor 191 is also used to:
  • the code corresponding to the foregoing data processing method is solidified into the chip, so that the chip can execute the foregoing resource configuration method during operation, and how to design and program the processor 101 is the field.
  • the techniques known to the skilled person will not be described here.
  • an embodiment of the present invention provides a data processing apparatus, where the data processing apparatus includes a bit mapping unit 201 and an output unit 202.
  • the physical device corresponding to the bit mapping unit 201 and the output unit 202 may be the processor 191 in FIG.
  • the bit mapping unit 201 is configured to map the L to-be-transmitted bits to the L bit positions included in the modulation symbol, where the L to-be-transmitted bits include at least one bit field, and the bit field in the bit field with high priority takes precedence Mapping at a bit position of a modulation symbol having a high reliability level, the at least one bit field being at least one of an information bit field, a first parity bit field, and a second parity bit field, the information bit field being The same bit sequence of the transmitted data block or a bit sequence obtained by performing weighted transformation processing on the data block to be transmitted, where the first parity bit field is to encode the data block to be transmitted by using the first part of the coding matrix a obtained bit field, where the second parity bit field is a bit field obtained by performing encoding processing on the data block to be transmitted by using a second part of the coding matrix;
  • the output unit 202 is configured to output the modulation symbol.
  • the at least one bit field is prioritized by:
  • the priority of the information bit field is a first priority
  • the priority of the check bit field is a second priority
  • the first priority is higher than the second priority
  • the check bit field include a first parity bit field and/or a second parity bit field
  • the priority of the information bit field is a first priority
  • the priority of the first check bit field is a second priority
  • the priority of the second check bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the information bit field is a first priority
  • the priority of the second check bit field is a second priority
  • the priority of the first check bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the check bit field is a first priority
  • the priority of the information bit field is a second priority
  • the first priority is higher than the second priority
  • the check bit field include a first parity bit field and/or a second parity bit field
  • the priority of the first check bit field is a first priority
  • the priority of the second check bit field is a second priority
  • the priority of the information bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the second check bit field is a first priority
  • the priority of the information bit field is a second priority
  • the priority of the first check bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the first check bit field is a first priority
  • the priority of the information bit field is a second priority
  • the priority of the second check bit field is a third priority
  • the first The priority is higher than the second priority
  • the second priority is higher than the third priority
  • the priority of the first check bit field is a first priority
  • the priority of the second check bit field is a second priority
  • the first priority is higher than the second priority
  • the priority of the second check bit field is a first priority
  • the priority of the first check bit field is a second priority
  • the first priority is higher than the second priority
  • the priority of the second check bit field is a first priority
  • the priority of the first check bit field is a second priority
  • the priority of the information bit field is a third priority, where the A priority is higher than the second priority, and the second priority is higher than the third priority.
  • the priority division of at least one bit field included in the L to-be-transmitted bits is different from the priority division manner used when the data block to be transmitted is first transmitted, or the priority division manner of the at least one bit field included in the L to-be-transmitted bits is the same as the last transmission of the data block to be sent. The priority used is different.
  • bit mapping unit 201 is specifically configured to:
  • the sorted L to-be-transmitted bits are mapped to L bit positions of the modulation symbols.
  • the data processing apparatus further includes:
  • the interleaving unit 203 is configured to perform interleaving processing on the modulation symbols by using a block interleaving manner to generate interpolating processed modulation symbols, where one of the number of rows and the number of columns of the interleaving matrix used by the block interleaving method is based on time The length of the scheduling unit and/or the number of symbols of the modulation symbols are determined.
  • the data processing device provided by the present application may be a network device, for example, a base station, a wireless access device having a data processing function, such as a transmission reception point (TRP). It can also be the terminal device described in this application.
  • a network device for example, a base station, a wireless access device having a data processing function, such as a transmission reception point (TRP). It can also be the terminal device described in this application.
  • TRP transmission reception point
  • the data processing device provided by the present application may be a chip system, and the chip system may include at least one chip, and may also include other discrete devices.
  • the chip system can be placed in a network device or a terminal device, and the network device or the terminal device is supported to complete the data processing method provided in the embodiment of the present application.
  • Embodiments of the present invention provide a computer storage medium in which instructions are stored, and when the instructions are run on a computer, cause the computer to execute the foregoing data processing method.
  • Embodiments of the present invention provide a computer program product, the computer program product including instructions that, when executed on a computer, cause the computer to execute the aforementioned data processing method.
  • the data processing apparatus allocates an appropriate priority to each bit field of the bit to be transmitted, and maps bit fields having different priorities to different bit positions of the modulation symbol, respectively, in combination with the modulation symbol. Different bit positions have different reliability levels, and the transmission reliability of important data in the data transmission process is preferentially improved, thereby improving the transmission performance of the wireless communication system.
  • the invention may be implemented in whole or in part by software, hardware, firmware or any combination thereof.
  • software it may be implemented in whole or in part in the form of a computer program product.
  • the computer program product includes one or more computer instructions.
  • the computer program instructions When the computer program instructions are loaded and executed on a computer, the processes or functions described in accordance with embodiments of the present invention are generated in whole or in part.
  • the computer can be a general purpose computer, a special purpose computer, a computer network, or other programmable device.
  • the computer instructions can be stored in a computer readable storage medium or transferred from one computer readable storage medium to another readable storage medium, for example, the computer instructions can be passed from a website site, computer, server or data center Wired (eg, coaxial cable, fiber optic, digital subscriber line (DSL)) or wireless (eg, infrared, wireless, microwave, etc.) to another website site, computer, server, or data center.
  • the computer readable storage medium can be any available media that can be accessed by a computer or a data storage device such as a server, data center, or the like that includes one or more available media.
  • the usable medium may be a magnetic medium (eg, a floppy disk, a hard disk, a magnetic tape), an optical medium (eg, a DVD), or a semiconductor medium (eg, a solid state disk (SSD)) or the like.
  • a magnetic medium eg, a floppy disk, a hard disk, a magnetic tape
  • an optical medium eg, a DVD
  • a semiconductor medium eg, a solid state disk (SSD)

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Multimedia (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

La présente invention concerne un procédé de traitement de données et un dispositif de traitement de données qui sont utilisés pour réduire le taux d'erreur binaire d'un système de communication sans fil et améliorer les performances de transmission du système de communication sans fil. Le procédé consiste à : mettre en correspondance L bits à envoyer sur L positions de bit qui sont comprises dans un symbole de modulation, les L bits à envoyer comprenant au moins un champ de bits et des bits dans le champ de bits ayant une priorité élevée sont classés par ordre de priorité pour une mise en correspondance avec des positions de bits du symbole de modulation ayant un niveau élevé de fiabilité, le ou les champs de bits étant un champ de bits d'informations et/ou un premier champ de bits de vérification et/ou un second champ de bits de vérification; et délivrer en sortie le symbole de modulation.
PCT/CN2018/091864 2017-06-16 2018-06-19 Procédé de traitement de données et dispositif de traitement de données Ceased WO2018228596A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710459416.3 2017-06-16
CN201710459416.3A CN109150378B (zh) 2017-06-16 2017-06-16 一种数据处理方法及数据处理装置

Publications (1)

Publication Number Publication Date
WO2018228596A1 true WO2018228596A1 (fr) 2018-12-20

Family

ID=64660360

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/091864 Ceased WO2018228596A1 (fr) 2017-06-16 2018-06-19 Procédé de traitement de données et dispositif de traitement de données

Country Status (2)

Country Link
CN (1) CN109150378B (fr)
WO (1) WO2018228596A1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111010628B (zh) * 2019-11-30 2021-06-29 华为技术有限公司 上行资源授权方法和相关设备及计算机可读存储介质
CN113973388B (zh) * 2020-07-22 2025-04-25 维沃移动通信有限公司 取消传输的方法、终端及网络侧设备
CN116132244A (zh) * 2021-11-12 2023-05-16 中兴通讯股份有限公司 数据处理方法、模块、电子设备及存储介质
CN117318878A (zh) * 2022-06-17 2023-12-29 华为技术有限公司 一种通信方法及装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102835086A (zh) * 2010-04-05 2012-12-19 Lg电子株式会社 在无线通信系统中发送控制信息的方法和设备
CN102934383A (zh) * 2010-04-07 2013-02-13 Lg电子株式会社 在载波接合系统中的pdcch监视方法和设备
CN104067609A (zh) * 2011-11-04 2014-09-24 黑莓有限公司 用于上行链路harq-ack和csi传输的方法和系统
EP3128782A1 (fr) * 2014-04-02 2017-02-08 LG Electronics Inc. Procédé permettant d'émettre et de recevoir un signal dans un système de communication sans fil et appareil associé

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1151672C (zh) * 2001-08-28 2004-05-26 清华大学 一种采用多层分组乘积码的信道编码调制方法
KR100584426B1 (ko) * 2001-12-21 2006-05-26 삼성전자주식회사 고속 패킷 이동통신시스템에서 심벌 매핑을 위한 인터리빙장치 및 방법
KR101182461B1 (ko) * 2005-07-29 2012-09-12 삼성전자주식회사 와이브로 시스템에서 연접 버스트의 효율적인 복호 방법 및장치
CN101090305B (zh) * 2007-07-31 2012-04-18 中兴通讯股份有限公司 一种无线物理层信道编码链路处理方法
CN101119182B (zh) * 2007-08-13 2013-02-27 中兴通讯股份有限公司 一种高阶调制中的比特优先选择方法
EP2034649A1 (fr) * 2007-09-10 2009-03-11 Nokia Corporation Procédé d'accès de paquet montant haute vitesse pour une transmission de données sans fil
CN101442383B (zh) * 2007-11-22 2012-11-28 中兴通讯股份有限公司 一种高阶调制中的比特优先映射方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102835086A (zh) * 2010-04-05 2012-12-19 Lg电子株式会社 在无线通信系统中发送控制信息的方法和设备
CN102934383A (zh) * 2010-04-07 2013-02-13 Lg电子株式会社 在载波接合系统中的pdcch监视方法和设备
CN104067609A (zh) * 2011-11-04 2014-09-24 黑莓有限公司 用于上行链路harq-ack和csi传输的方法和系统
EP3128782A1 (fr) * 2014-04-02 2017-02-08 LG Electronics Inc. Procédé permettant d'émettre et de recevoir un signal dans un système de communication sans fil et appareil associé

Also Published As

Publication number Publication date
CN109150378A (zh) 2019-01-04
CN109150378B (zh) 2021-04-09

Similar Documents

Publication Publication Date Title
US11394400B2 (en) Wireless communication data processing method and apparatus for reducing bit error rate
US11212036B2 (en) Data communication method, device, and system
CN113783678B (zh) 通信方法和通信装置
WO2017000291A1 (fr) Procédé et dispositif pour transmettre des données de liaison montante
CN110999089B (zh) 方法和装置
WO2022199607A1 (fr) Procédé et appareil de transmission de données
CN115334663B (zh) 信息发送的方法和装置
WO2018126960A1 (fr) Procédé de communication, dispositif côté réseau et dispositif terminal
TWI759507B (zh) 回饋應答訊息的傳輸方法、裝置及系統
JP2024515542A (ja) 複数スロットにまたがるトランスポートブロックの送信のための冗長バージョンをシフトする方法
WO2017045555A1 (fr) Procédé et dispositif dans un ue et une station de base prenant en charge une communication radio à faible retard
WO2018228596A1 (fr) Procédé de traitement de données et dispositif de traitement de données
JPWO2019159548A1 (ja) 送信装置、受信装置、送信方法及び受信方法
JP2024540388A (ja) データ処理方法、電子機器、及びコンピュータ読み取り可能な記憶媒体
WO2022267020A1 (fr) Procédé de communication sans fil, équipement terminal et dispositif de réseau
US10686566B2 (en) Method for transmission and reception based on hybrid automatic repeat request in communication system and apparatus for the same
WO2022140907A1 (fr) Procédé et appareil de transmission de données
KR102661305B1 (ko) 통신 시스템에서 harq 피드백을 위한 방법 및 장치
WO2018171538A1 (fr) Procédé de transmission de données, dispositif de réseau et dispositif terminal
CN111431675B (zh) 数据传输方法及装置
WO2023071901A1 (fr) Procédé de communication et appareil de communication
WO2022206579A1 (fr) Procédé et appareil de transmission d'informations de commande de liaison montante
US20260025230A1 (en) Data processing method and related apparatus
CN111711993A (zh) 一种传输信息的方法和装置
WO2025137969A1 (fr) Procédé de mappage d'informations de commande en liaison montante, dispositif terminal et dispositif de réseau

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18817260

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18817260

Country of ref document: EP

Kind code of ref document: A1