WO2021190094A1 - Serveur et système de protection de l'alimentation électrique de celui-ci - Google Patents

Serveur et système de protection de l'alimentation électrique de celui-ci Download PDF

Info

Publication number
WO2021190094A1
WO2021190094A1 PCT/CN2021/071238 CN2021071238W WO2021190094A1 WO 2021190094 A1 WO2021190094 A1 WO 2021190094A1 CN 2021071238 W CN2021071238 W CN 2021071238W WO 2021190094 A1 WO2021190094 A1 WO 2021190094A1
Authority
WO
WIPO (PCT)
Prior art keywords
gate
power supply
cpu
input terminal
psu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2021/071238
Other languages
English (en)
Chinese (zh)
Inventor
韩红瑞
黄柏学
张桂刚
许泗强
丁超
张悦
赵智波
于云杰
吴茜茜
厉宗华
张继业
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Wave Intelligent Technology Co Ltd
Original Assignee
Suzhou Wave Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Wave Intelligent Technology Co Ltd filed Critical Suzhou Wave Intelligent Technology Co Ltd
Publication of WO2021190094A1 publication Critical patent/WO2021190094A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5094—Allocation of resources, e.g. of the central processing unit [CPU] where the allocation takes into account power or heat criteria
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
    • G06F1/305—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations in the event of power-supply fluctuations
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the invention relates to the field of servers, in particular to a power supply protection system.
  • the invention also relates to a server.
  • the current server In order to prevent over-current protection, over-voltage protection, power supply failure, power failure, or accidental unplugging and other abnormal conditions, the current server usually has a redundant design for the PSU (Power Supply Unit). , To ensure that after one of the PSUs is abnormally powered off, the other backup PSUs can provide enough power to ensure that the server works, but even so, when a PSU is abnormally unable to supply power, if the server's CPU power consumption is too high, it may trigger the remaining PSUs In the prior art, the PSU status can be periodically obtained through communication between the controller and the PSU, and the working frequency of the CPU is adjusted to prevent the server from going down when the PSU is abnormal.
  • the PSU status can be periodically obtained through communication between the controller and the PSU, and the working frequency of the CPU is adjusted to prevent the server from going down when the PSU is abnormal.
  • the present invention provides a power supply protection system, including:
  • the gate circuit module connected to the state IO interface of each power supply unit PSU is configured to send the first level to the CPU of the server when the level state of any of the state IO interfaces is abnormal;
  • the CPU is configured to operate in a low power consumption mode after receiving the first level
  • the controllers respectively connected to the PSU, the gate circuit module, and the CPU are configured to obtain the current power supply values of all the PSUs and control the total power supply of the CPU after receiving the first level.
  • the power consumption is not greater than the current power supply value.
  • the gate circuit module includes a second AND gate and a first AND gate corresponding to the PSU one-to-one;
  • each first AND gate is connected to the corresponding state IO interface of the PSU, and the output terminal of each first AND gate is connected to the input terminal of the second AND gate.
  • the output ends of the second AND gate are respectively connected to the CPU and the controller;
  • the first level is a low level.
  • the gate circuit module further includes an OR gate
  • the output terminal of the second AND gate is connected to the first input terminal of the OR gate, the second input terminal of the OR gate is connected to the control signal output terminal of the controller, and the output terminal of the OR gate Respectively connected to the CPU and the input terminals of the controller;
  • the controller is also used to ensure that the OR gate continues to output a high level by sending a high level to the second input terminal of the OR gate, and by sending a low level to the second input terminal of the OR gate. To turn on the power supply protection function.
  • the power supply protection function is turned on by sending a low level to the second input terminal of the OR gate.
  • the power supply protection system further includes:
  • the human-computer interaction interface connected with the controller is used to modify the preset threshold value through it.
  • the human-computer interaction interface is also used for:
  • the controller is controlled to send a high level or a low level to the OR gate.
  • control that the total power consumption of the CPU is not greater than the current power supply value of the PSU is specifically:
  • the power consumption limit is not greater than the current power supply value
  • controller is further configured to send a low level to the second input terminal of the OR gate after all the PSUs return to normal.
  • the status IO interface includes an in-position signal interface and a fault signal interface
  • the gate circuit module also includes a NOT gate
  • the in-position signal interface is connected to the input terminal of the corresponding first AND gate through the NOT gate, and the fault signal interface is directly connected to the input terminal of the corresponding first AND gate.
  • the fault signal interface includes a PSU_ALERT signal interface and a PSU_POK signal interface.
  • the present invention also provides a server, including the power supply protection system as described in any one of the above.
  • the present invention provides a power supply protection system.
  • the gate circuit module in this application can control the CPU to run at low power consumption by sending the first level to the CPU when the level state of any state IO interface of each PSU is abnormal. Mode to prevent server downtime. Since the gate circuit module can continuously monitor the level status of the status IO interface, there is no periodicity in the communication mechanism, so the level status of the status IO interface can be abnormal (indicating abnormal PSU power supply) Control the CPU to enter the low-power mode at all times, shorten the response time, and reduce the probability of server downtime. In addition, because this application can limit the total power consumption of the CPU to the current power supply value of the PSU, first The fast response speed gate circuit module controls the CPU to enter the low power consumption mode, which quickly reduces the power load and further reduces the probability of server downtime.
  • the present invention also provides a server, which has the same beneficial effects as the above power supply protection system.
  • Figure 1 is a schematic structural diagram of a power supply protection system provided by the present invention
  • Fig. 2 is a schematic structural diagram of another power supply protection system provided by the present invention.
  • Figure 1 is a schematic structural diagram of a power supply protection system provided by the present invention.
  • the power supply protection system includes:
  • the gate circuit module 1 connected to the state IO interface of each power supply unit PSU is used to send the first level to the CPU 2 of the server when the level state of any state IO interface is abnormal;
  • CPU 2 is used to run in low power consumption mode after receiving the first level
  • the controller 3 respectively connected to the PSU, the gate circuit module 1 and the CPU 2 is used to obtain the current power supply values of all PSUs after receiving the first level and control the total power consumption of the CPU 2 not to be greater than the current power supply value .
  • the gate circuit module 1 in the embodiment of the present invention can monitor the status IO interface of each PSU. When the level status of any status IO interface is abnormal, it can pass the The CPU 2 sends the first level to control the CPU 2 to enter the low-power mode operation, where the gate circuit module 1 can continuously monitor the level state of the state IO interface, and there is no communication cycle in the prior art, so the gate circuit module 1 It can quickly generate the first level and make the CPU 2 enter the low power consumption mode, which improves the control speed.
  • the controller 3 controls the total power consumption of the CPU 2 not to be greater than the current power supply values of all PSUs, it needs to collect the current power supply values of all PSUs and also control the total power consumption of the CPU 2. The process takes a long time. In this process, the server system is likely to be down. Therefore, the gate circuit module 1 in this application can first control the CPU 2 to enter the low power consumption mode, and then the controller 3 controls the CPU 2 The total power consumption is not greater than the current power supply value of all PSUs, ensuring that the server system will not be down.
  • the low power consumption mode may be a mode with low total power consumption preset in the server, and its corresponding operating power may be independently set, for example, set to 800W, etc., which is not limited in the embodiment of the present invention.
  • the specific structure of the gate circuit module 1 may be of multiple types, which is not limited in the embodiment of the present invention.
  • the controller 3 may be of multiple types, for example, it may be a baseboard management controller 3BMC, etc., which is not limited in the embodiment of the present invention.
  • obtaining the current power supply values of all PSUs may specifically be: the controller 3 interacts with each PSU through the PMBUS bus to obtain the operating status, maximum power consumption, current power consumption and other parameters of the PSU (the controller 3 can also Perform parameter configuration and status control of the PSU through the PMBUS bus); or by monitoring the level status of the status IO interface of each PSU, and calculating the current power supply value of all PSUs in combination with the parameters of each PSU pre-stored by itself, the present invention
  • the controller 3 interacts with each PSU through the PMBUS bus to obtain the operating status, maximum power consumption, current power consumption and other parameters of the PSU (the controller 3 can also Perform parameter configuration and status control of the PSU through the PMBUS bus); or by monitoring the level status of the status IO interface of each PSU, and calculating the current power supply value of all PSUs in combination with the parameters of each PSU pre-stored by itself, the present invention
  • the embodiments are not limited here.
  • the presence signal of the PSU can also be connected to the BMC, and the BMC can periodically detect the presence status of the PSU and alarm when an abnormality occurs.
  • the present invention provides a power supply protection system.
  • the gate circuit module in this application can control the CPU to run at low power consumption by sending the first level to the CPU when the level state of any state IO interface of each PSU is abnormal. Mode to prevent server downtime. Since the gate circuit module can continuously monitor the level status of the status IO interface, there is no periodicity in the communication mechanism, so the level status of the status IO interface can be abnormal (indicating abnormal PSU power supply) Control the CPU to enter the low-power mode at all times, shorten the response time, and reduce the probability of server downtime. In addition, because this application can limit the total power consumption of the CPU to the current power supply value of the PSU, first The fast response speed gate circuit module controls the CPU to enter the low power consumption mode, which quickly reduces the power load and further reduces the probability of server downtime.
  • Figure 2 is a schematic structural diagram of another power supply protection system provided by the present invention. Based on the above embodiments:
  • the gate circuit module 1 includes a second AND gate and a first AND gate in one-to-one correspondence with the PSU;
  • each first AND gate is connected to the corresponding state IO interface of the PSU, the output terminal of each first AND gate is connected to the input terminal of the second AND gate, and the output terminal of the second AND gate is connected to the CPU 2 and Controller 3 connection;
  • the gate circuit module 1 composed of the second AND gate and the first AND gate has a simple structure, a low cost and a long life.
  • the gate circuit module 1 may also have other specific structures, which are not limited in the embodiment of the present invention.
  • the gate circuit module 1 further includes an OR gate
  • the controller 3 is also used to ensure that the OR gate continues to output a high level by sending a high level to the second input terminal of the OR gate, and to turn on the power supply protection function by sending a low level to the second input terminal of the OR gate.
  • the staff can control the on and off of the power supply protection function through the level sent by the controller 3 to the second input terminal of the OR gate according to the actual application scenario of the server. For example, when the power consumption of the server application scenario is usually When it is low, the abnormal power supply of any PSU may not cause the server to go down. Therefore, in order to reduce the impact on the operation of the server, the controller 3 can send a high level guarantee or to the second input of the OR gate. The door keeps outputting high level (turn off the power supply protection function).
  • a high level is sent to the second input terminal of the OR gate to ensure that the OR gate continues to output a high level
  • a low level is sent to the second input terminal of the OR gate to turn on the power supply protection function.
  • the CPU 2 When the total power of the CPU 2 is not greater than the preset threshold, it sends a high level to the second input terminal of the OR gate to ensure that the OR gate continues to output a high level. When the total power of the CPU 2 is greater than the preset threshold, pass to the The second input terminal of the OR gate sends a low level to turn on the power supply protection function.
  • the CPU 2 can automatically detect and judge the total power of the CPU 2, so as to control the power supply protection function to turn on when the total power of the CPU 2 is high to ensure that the server does not go down.
  • the power supply protection function is turned off to ensure that the service of the server is not affected.
  • the power supply protection system further includes:
  • the human-computer interaction interface connected with the controller 3 is used to modify the preset threshold value through it.
  • the preset threshold may need to be modified as time goes by, the preset threshold can be modified conveniently and quickly through the human-computer interaction interface in the embodiment of the present invention, which improves work efficiency.
  • the preset threshold can also be modified in other ways, which is not limited in the embodiment of the present invention.
  • the human-computer interaction interface is also used for:
  • the staff may need to actively control the switch of the power supply protection function. Therefore, in the embodiment of the present invention, the staff can also control the controller 3 to send a high level or a low level to the OR gate, which is convenient Quickly control the switch of the power supply protection function, and further improve the work efficiency.
  • control that the total power consumption of the CPU 2 is not greater than the current power supply value of the PSU is specifically as follows:
  • the power consumption limit is not greater than the current power supply value
  • controller 3 is also used to send a low level to the second input terminal of the OR gate after all the PSUs return to normal.
  • controlling the total power consumption of the CPU 2 not to be greater than the current power supply value can specifically generate a power consumption limit slightly lower than or equal to the current power supply value for the controller 3, and limit the power consumption through the integrated south bridge PCH The value is sent to the CPU 2 so that the CPU 2 limits the total power consumption of itself and the memory and some other peripherals below the power consumption limit.
  • controlling the total power consumption of the CPU 2 not to be greater than the current power supply value can also be other control methods, which are not limited in the embodiment of the present invention.
  • the status IO interface includes an in-position signal interface and a fault signal interface
  • the gate circuit module 1 also includes a NOT gate
  • the in-position signal interface is connected to the input terminal of the corresponding first AND gate through the NOT gate, and the fault signal interface is directly connected to the input terminal of the corresponding first AND gate.
  • the golden finger of the in-position signal is the shortest.
  • the fault signal interface includes the PSU_ALERT signal interface and the PSU_POK signal interface.
  • the PSU_ALERT signal is high in the normal state.
  • the PSU has abnormalities such as over-temperature protection, over-current protection, input abnormality, abnormal power supply, etc.
  • the PSU will trigger the signal, and the signal level will change to low power.
  • the PSU_POK signal is high in the normal state of the PSU, when the main output voltage of the PSU drops abnormally, the PSU will trigger this signal, and the signal level will change to a low level.
  • the controller 3 can first determine whether the in-position signal PSU_PRESENT is normal, and if it is normal, it will immediately determine the abnormal PSU and the abnormality through the PMbus, and calculate all the PSUs. If it is not normal, determine the PSU with abnormal in-position signal, and calculate the power consumption and the current power supply value that will be lost due to the power supply of the PSU.
  • the fault signal interface may also be of various other types, which are not limited in the embodiment of the present invention.
  • the present invention also provides a server, including the power supply protection system as in the foregoing embodiment.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

L'invention concerne un système de protection d'alimentation électrique. Un module de circuit à porte peut surveiller en continu un état de niveau d'une interface E/S d'état, et la périodicité dans un mécanisme de communication n'existe pas, de sorte qu'une unité centrale peut être commandée instantanément pour entrer dans un mode de faible consommation d'énergie lorsque l'état de niveau de l'interface E/S d'état est anormal (ce qui représente une anomalie de l'alimentation électrique du bloc d'alimentation), le temps de réponse est réduit, et la probabilité de temps d'arrêt du serveur est réduite. De plus, selon la présente invention, avant que la consommation d'énergie totale de l'unité centrale ne soit limitée à l'intérieur de la valeur d'alimentation en courant d'un bloc d'alimentation par un BMC, l'unité centrale est tout d'abord commandée par le module de circuit à porte ayant une vitesse de réponse relativement rapide pour entrer dans le mode de faible consommation d'énergie, de sorte qu'une charge d'alimentation électrique est rapidement réduite, et la probabilité du temps d'arrêt du serveur est en outre réduite. L'invention concerne en outre un serveur qui a les mêmes effets bénéfiques que ceux du système de protection d'alimentation électrique.
PCT/CN2021/071238 2020-03-27 2021-01-12 Serveur et système de protection de l'alimentation électrique de celui-ci Ceased WO2021190094A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202010222318.XA CN111475288A (zh) 2020-03-27 2020-03-27 一种服务器及其供电保护系统
CN202010222318.X 2020-03-27

Publications (1)

Publication Number Publication Date
WO2021190094A1 true WO2021190094A1 (fr) 2021-09-30

Family

ID=71750239

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/071238 Ceased WO2021190094A1 (fr) 2020-03-27 2021-01-12 Serveur et système de protection de l'alimentation électrique de celui-ci

Country Status (2)

Country Link
CN (1) CN111475288A (fr)
WO (1) WO2021190094A1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114211963A (zh) * 2021-12-14 2022-03-22 华人运通(江苏)技术有限公司 一种继电器控制装置、电池管理系统及电动汽车
CN115543056A (zh) * 2022-09-27 2022-12-30 苏州浪潮智能科技有限公司 一种供电装置、方法、设备、系统及介质
CN115800992A (zh) * 2023-02-07 2023-03-14 浪潮电子信息产业股份有限公司 一种握手信号的拆分电路、方法、装置、设备及存储介质
CN119271025A (zh) * 2024-10-25 2025-01-07 苏州元脑智能科技有限公司 一种服务器供电电路、方法、计算机设备和存储介质

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111475288A (zh) * 2020-03-27 2020-07-31 苏州浪潮智能科技有限公司 一种服务器及其供电保护系统
CN112406466B (zh) * 2020-11-18 2022-06-14 珠海格力电器股份有限公司 一种设备故障处理装置、方法及空调
CN112416445B (zh) * 2020-11-19 2023-07-04 北京天融信网络安全技术有限公司 确定板卡主备的设备和方法
CN113204279B (zh) * 2021-04-23 2022-12-02 山东英信计算机技术有限公司 基于冗余电源提高服务器效能的方法、系统、设备及介质
CN113867510B (zh) * 2021-08-18 2023-08-08 苏州浪潮智能科技有限公司 一种服务器供电瞬态负载响应的系统、方法和服务器
CN114816024B (zh) * 2022-05-31 2023-07-14 苏州浪潮智能科技有限公司 对服务器主板负载端进行保护的方法、系统、设备及介质
CN115955230A (zh) * 2022-12-05 2023-04-11 广东汇芯半导体有限公司 一种带过温保护pfc功能的高压集成电路和半导体模块
CN116755542B (zh) * 2023-06-16 2024-06-04 北京市合芯数字科技有限公司 一种整机功耗降低方法、系统、基板管理控制器及服务器
CN116520957B (zh) * 2023-06-28 2023-10-03 新华三信息技术有限公司 一种主板、主板供电控制方法及电子设备

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106383569A (zh) * 2016-09-09 2017-02-08 郑州云海信息技术有限公司 一种通用服务器电源保护机制
CN106527641A (zh) * 2016-11-18 2017-03-22 郑州云海信息技术有限公司 一种服务器电源控制结构
CN107273239A (zh) * 2017-07-03 2017-10-20 郑州云海信息技术有限公司 一种服务器启动代码的保护系统及保护方法
CN110221674A (zh) * 2019-06-21 2019-09-10 西安易朴通讯技术有限公司 服务器、电源应用方法及控制装置
CN111475288A (zh) * 2020-03-27 2020-07-31 苏州浪潮智能科技有限公司 一种服务器及其供电保护系统

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103455120A (zh) * 2012-05-28 2013-12-18 鸿富锦精密工业（深圳）有限公司 电源控制系统及方法
CN107831883A (zh) * 2017-11-24 2018-03-23 郑州云海信息技术有限公司 一种gpu服务器电源异常保护系统及方法
CN110147155A (zh) * 2019-05-21 2019-08-20 苏州浪潮智能科技有限公司 基于bmc的服务器电源冷冗余控制方法、装置及bmc

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106383569A (zh) * 2016-09-09 2017-02-08 郑州云海信息技术有限公司 一种通用服务器电源保护机制
CN106527641A (zh) * 2016-11-18 2017-03-22 郑州云海信息技术有限公司 一种服务器电源控制结构
CN107273239A (zh) * 2017-07-03 2017-10-20 郑州云海信息技术有限公司 一种服务器启动代码的保护系统及保护方法
CN110221674A (zh) * 2019-06-21 2019-09-10 西安易朴通讯技术有限公司 服务器、电源应用方法及控制装置
CN111475288A (zh) * 2020-03-27 2020-07-31 苏州浪潮智能科技有限公司 一种服务器及其供电保护系统

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114211963A (zh) * 2021-12-14 2022-03-22 华人运通(江苏)技术有限公司 一种继电器控制装置、电池管理系统及电动汽车
CN114211963B (zh) * 2021-12-14 2023-10-17 华人运通(江苏)技术有限公司 一种继电器控制装置、电池管理系统及电动汽车
CN115543056A (zh) * 2022-09-27 2022-12-30 苏州浪潮智能科技有限公司 一种供电装置、方法、设备、系统及介质
CN115800992A (zh) * 2023-02-07 2023-03-14 浪潮电子信息产业股份有限公司 一种握手信号的拆分电路、方法、装置、设备及存储介质
CN115800992B (zh) * 2023-02-07 2023-06-02 浪潮电子信息产业股份有限公司 一种握手信号的拆分电路、方法、装置、设备及存储介质
CN119271025A (zh) * 2024-10-25 2025-01-07 苏州元脑智能科技有限公司 一种服务器供电电路、方法、计算机设备和存储介质

Also Published As

Publication number Publication date
CN111475288A (zh) 2020-07-31

Similar Documents

Publication Publication Date Title
WO2021190094A1 (fr) Serveur et système de protection de l'alimentation électrique de celui-ci
US5272382A (en) Power supply for computer system manager
US9223394B2 (en) Rack and power control method thereof
CN106371540B (zh) 系统电源管理方法、芯片及电子设备
CN110377138A (zh) 一种多路服务器供电电路及供电控制方法
TWI670952B (zh) 網路切換控制系統
CN116841373B (zh) 嵌入式计算模块转接电路、载板系统和服务器
CN101866304B (zh) 可侦测电压调节器状态的服务器
CN101651335B (zh) 电子设备保护装置及电子设备
CN115904050A (zh) 一种防止服务器掉电关机的电源控制系统及方法
CN100378617C (zh) 网络唤醒装置与方法
CN111864885A (zh) 一种硬盘供电控制装置和方法
CN111475293B (zh) 一种服务器及其供电保护系统
TWI505076B (zh) 電源供應系統及資料中心
JP5976074B2 (ja) コンピュータシステム及びその動作方法
CN109917895B (zh) 一种电压调节模块vrm的控制装置及控制方法
CN113162015A (zh) 一种主板电源异常定位保护方法及装置
CN101459531A (zh) 基板管理控制器供电装置及方法
CN117666452B (zh) 机器人的多重安全控制方法、装置、电子设备及存储介质
CN114647293B (zh) 掉电保护方法、装置、电源监控组件以及服务器
CN116841372A (zh) 一种供电监控系统及服务器系统
CN110797841A (zh) 供电管理装置、电子设备及管理装置控制方法
CN104345854A (zh) 电源供应系统
CN111416719B (zh) 可透过网络唤醒的服务器装置及其方法
US10921875B2 (en) Computer system, operational method for a microcontroller, and computer program product

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21775199

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 21775199

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 21775199

Country of ref document: EP

Kind code of ref document: A1