YU200480A - Reliable circuit for testing memory matrix - Google Patents
Reliable circuit for testing memory matrixInfo
- Publication number
- YU200480A YU200480A YU02004/80A YU200480A YU200480A YU 200480 A YU200480 A YU 200480A YU 02004/80 A YU02004/80 A YU 02004/80A YU 200480 A YU200480 A YU 200480A YU 200480 A YU200480 A YU 200480A
- Authority
- YU
- Yugoslavia
- Prior art keywords
- memory matrix
- testing memory
- reliable circuit
- reliable
- testing
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B61—RAILWAYS
- B61L—GUIDING RAILWAY TRAFFIC; ENSURING THE SAFETY OF RAILWAY TRAFFIC
- B61L21/00—Station blocking between signal boxes in one yard
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
- G06F13/225—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling with priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mechanical Engineering (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Hardware Redundancy (AREA)
- Storage Device Security (AREA)
- Debugging And Monitoring (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE2932271A DE2932271C2 (en) | 1979-08-09 | 1979-08-09 | Circuit arrangement for interrogating a matrix memory with reliable signaling |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| YU200480A true YU200480A (en) | 1982-08-31 |
| YU41727B YU41727B (en) | 1987-12-31 |
Family
ID=6078009
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| YU2004/80A YU41727B (en) | 1979-08-09 | 1980-08-08 | Reliable circuit for testing memory matrix |
Country Status (7)
| Country | Link |
|---|---|
| AT (1) | AT374297B (en) |
| CH (1) | CH649163A5 (en) |
| DE (1) | DE2932271C2 (en) |
| ES (1) | ES8107403A1 (en) |
| IL (1) | IL60736A (en) |
| SE (1) | SE441223B (en) |
| YU (1) | YU41727B (en) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3668644A (en) * | 1970-02-09 | 1972-06-06 | Burroughs Corp | Failsafe memory system |
-
1979
- 1979-08-09 DE DE2932271A patent/DE2932271C2/en not_active Expired
-
1980
- 1980-07-25 AT AT0386480A patent/AT374297B/en not_active IP Right Cessation
- 1980-07-30 SE SE8005458A patent/SE441223B/en not_active IP Right Cessation
- 1980-08-01 IL IL60736A patent/IL60736A/en unknown
- 1980-08-07 CH CH5990/80A patent/CH649163A5/en not_active IP Right Cessation
- 1980-08-08 YU YU2004/80A patent/YU41727B/en unknown
- 1980-08-08 ES ES494111A patent/ES8107403A1/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| ATA386480A (en) | 1983-08-15 |
| YU41727B (en) | 1987-12-31 |
| IL60736A (en) | 1984-10-31 |
| SE8005458L (en) | 1981-02-10 |
| ES494111A0 (en) | 1981-10-16 |
| SE441223B (en) | 1985-09-16 |
| ES8107403A1 (en) | 1981-10-16 |
| DE2932271A1 (en) | 1981-02-12 |
| CH649163A5 (en) | 1985-04-30 |
| IL60736A0 (en) | 1980-10-26 |
| AT374297B (en) | 1984-04-10 |
| DE2932271C2 (en) | 1981-12-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3071923D1 (en) | Memory device | |
| DE3070410D1 (en) | Integrated memory circuit | |
| JPS5694769A (en) | Integrated circuit memory array | |
| JPS5687874A (en) | Test device | |
| JPS5674667A (en) | Test circuit | |
| GB2066590B (en) | Test pin | |
| JPS55142499A (en) | Electronic device having memory | |
| JPS55146679A (en) | Memory access device | |
| JPS5642811A (en) | Conductivity testing circuit | |
| DE3071990D1 (en) | Semiconductor memory circuit | |
| GB2041035B (en) | Well testing | |
| DE3068493D1 (en) | Memory device | |
| JPS55104151A (en) | Testing circuit | |
| JPS5647654A (en) | Tester | |
| GB2062391B (en) | Semiconductor memory circuit | |
| JPS5661849A (en) | Array word identifying circuit | |
| GB2006562B (en) | Memory circuit | |
| JPS5413234A (en) | Memory cell circuit | |
| JPS567284A (en) | Memory access device | |
| GB2056209B (en) | Memory device | |
| JPS5694578A (en) | Strogeecell volumetriccsignal read circuit | |
| JPS567292A (en) | Dsemiconductor memory | |
| JPS5683884A (en) | Multiiaccess memory | |
| JPS5693180A (en) | Memory | |
| JPS567293A (en) | Memory |