ZA957740B - Processing circuitry - Google Patents
Processing circuitryInfo
- Publication number
- ZA957740B ZA957740B ZA957740A ZA957740A ZA957740B ZA 957740 B ZA957740 B ZA 957740B ZA 957740 A ZA957740 A ZA 957740A ZA 957740 A ZA957740 A ZA 957740A ZA 957740 B ZA957740 B ZA 957740B
- Authority
- ZA
- South Africa
- Prior art keywords
- bus
- processing circuitry
- control unit
- access
- processors
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Microcomputers (AREA)
- Bus Control (AREA)
- Surgical Instruments (AREA)
- Electrophonic Musical Instruments (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Chemical Or Physical Treatment Of Fibers (AREA)
- Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
- Information Transfer Systems (AREA)
- Orthopedics, Nursing, And Contraception (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9418753A GB9418753D0 (en) | 1994-09-16 | 1994-09-16 | Process circuitry |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ZA957740B true ZA957740B (en) | 1996-05-06 |
Family
ID=10761486
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ZA957740A ZA957740B (en) | 1994-09-16 | 1995-09-14 | Processing circuitry |
Country Status (14)
| Country | Link |
|---|---|
| EP (1) | EP0781433B1 (2) |
| JP (1) | JPH10505925A (2) |
| AT (1) | ATE174139T1 (2) |
| AU (1) | AU3477695A (2) |
| BR (1) | BR9509071A (2) |
| DE (1) | DE69506427T2 (2) |
| ES (1) | ES2127554T3 (2) |
| FI (1) | FI971093L (2) |
| GB (1) | GB9418753D0 (2) |
| IL (1) | IL115147A (2) |
| IN (1) | IN184524B (2) |
| MX (1) | MX9701974A (2) |
| WO (1) | WO1996008774A1 (2) |
| ZA (1) | ZA957740B (2) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2263951C2 (ru) * | 2004-02-02 | 2005-11-10 | Огородник Дмитрий Викторович | Способ обработки цифровых данных в запоминающем устройстве и запоминающее устройство для осуществления способа |
| JP5130754B2 (ja) * | 2007-03-15 | 2013-01-30 | 富士通セミコンダクター株式会社 | 半導体集積回路及びメモリシステム |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4837736A (en) * | 1987-05-01 | 1989-06-06 | Digital Equipment Corporation | Backplane bus with default control |
| CA2021826A1 (en) * | 1989-10-23 | 1991-04-24 | Darryl Edmond Judice | Delay logic for preventing cpu lockout from bus ownership |
| SE9203016L (sv) * | 1992-10-14 | 1994-04-15 | Ericsson Telefon Ab L M | Signalbehandlingssystem med delat dataminne |
| EP0654743A1 (en) * | 1993-11-19 | 1995-05-24 | International Business Machines Corporation | Computer system having a DSP local bus |
-
1994
- 1994-09-16 GB GB9418753A patent/GB9418753D0/en active Pending
-
1995
- 1995-08-24 IN IN1004CA1995 patent/IN184524B/en unknown
- 1995-09-01 IL IL11514795A patent/IL115147A/xx not_active IP Right Cessation
- 1995-09-08 FI FI971093A patent/FI971093L/fi unknown
- 1995-09-08 BR BR9509071A patent/BR9509071A/pt not_active Application Discontinuation
- 1995-09-08 EP EP95931282A patent/EP0781433B1/en not_active Expired - Lifetime
- 1995-09-08 WO PCT/GB1995/002130 patent/WO1996008774A1/en not_active Ceased
- 1995-09-08 JP JP8509978A patent/JPH10505925A/ja active Pending
- 1995-09-08 MX MX9701974A patent/MX9701974A/es not_active Application Discontinuation
- 1995-09-08 DE DE69506427T patent/DE69506427T2/de not_active Expired - Fee Related
- 1995-09-08 AU AU34776/95A patent/AU3477695A/en not_active Abandoned
- 1995-09-08 ES ES95931282T patent/ES2127554T3/es not_active Expired - Lifetime
- 1995-09-08 AT AT95931282T patent/ATE174139T1/de not_active IP Right Cessation
- 1995-09-14 ZA ZA957740A patent/ZA957740B/xx unknown
Also Published As
| Publication number | Publication date |
|---|---|
| DE69506427T2 (de) | 1999-08-05 |
| FI971093A7 (fi) | 1997-03-14 |
| ATE174139T1 (de) | 1998-12-15 |
| WO1996008774A1 (en) | 1996-03-21 |
| IN184524B (2) | 2000-09-02 |
| BR9509071A (pt) | 1997-12-23 |
| DE69506427D1 (de) | 1999-01-14 |
| IL115147A0 (en) | 1995-12-31 |
| EP0781433A1 (en) | 1997-07-02 |
| AU3477695A (en) | 1996-03-29 |
| EP0781433B1 (en) | 1998-12-02 |
| FI971093A0 (fi) | 1997-03-14 |
| JPH10505925A (ja) | 1998-06-09 |
| ES2127554T3 (es) | 1999-04-16 |
| IL115147A (en) | 1999-09-22 |
| GB9418753D0 (en) | 1994-11-02 |
| FI971093L (fi) | 1997-03-14 |
| MX9701974A (es) | 1998-02-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE175285T1 (de) | Chipschnittstellenanordnung | |
| EP0653868A3 (en) | Source access control system. | |
| TR199801350T2 (xx) | Yeni sikloalkil ikameli imidazoller. | |
| GB2349965A (en) | Memory module including a memory module controller | |
| EP0458104A3 (en) | Power controller for multiprocessor computing system having shared input/output devices | |
| ATE322115T1 (de) | Intelligentes gestapeltes vermittlungssystem | |
| EP0675066A3 (en) | Control system for active vibration control on an elevator. | |
| EP0522582A3 (en) | Memory sharing for communication between processors | |
| ES8500476A1 (es) | Perfeccionamientos en un control de programa memorizable con programa de usuario recorrido ciclicamente. | |
| ZA957740B (en) | Processing circuitry | |
| HK1001143A (en) | Bus assignment system for dsp processors | |
| MXPA02012940A (es) | Sistema y procedimiento para dirigir una unidad de procesamiento central de un aparato con multiples dispositivos y aparato correspondiente. | |
| TR199701482T1 (xx) | Osteoporozu �nlemek i�in alendronat kullan�lmas�. | |
| GR3018524T3 (en) | Interface unit for supporting the communication between processor systems. | |
| EP0460643A3 (en) | Emergency circuit for, e.g., numerical control unit | |
| JPS6460114A (en) | Data arithmetic unit | |
| JPS5694433A (en) | Decentralized data base control system | |
| SE9703495L (sv) | Anordning för storlekskontroll av bagage | |
| JPS5380932A (en) | Input/output control unit | |
| GB9028179D0 (en) | Multiple processor control system having shared memory communication | |
| FR2651590B3 (fr) | Unite de commande peripherique. | |
| ITTO920336A0 (it) | Dispositivo di comando, particolarmente per elettrodomestici. | |
| GB8814629D0 (en) | Direct control facility for multiprocessor network | |
| FR2699193B1 (fr) | Installation automatique de traitement des peaux. | |
| JPS5438735A (en) | Information transmitting system |