AR026080A2 - Una disposicion para controlar un procesador de senales digitales con instrucciones de longitud variable - Google Patents

Una disposicion para controlar un procesador de senales digitales con instrucciones de longitud variable

Info

Publication number
AR026080A2
AR026080A2 ARP000105484A ARP000105484A AR026080A2 AR 026080 A2 AR026080 A2 AR 026080A2 AR P000105484 A ARP000105484 A AR P000105484A AR P000105484 A ARP000105484 A AR P000105484A AR 026080 A2 AR026080 A2 AR 026080A2
Authority
AR
Argentina
Prior art keywords
instructions
instruction
memory
clock cycle
multiple operations
Prior art date
Application number
ARP000105484A
Other languages
English (en)
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/044,086 external-priority patent/US6425070B1/en
Priority claimed from US09/044,088 external-priority patent/US6496920B1/en
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of AR026080A2 publication Critical patent/AR026080A2/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0886—Variable-length word access
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30112—Register structure comprising data of variable length
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30141—Implementation provisions of register files, e.g. ports
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3816—Instruction alignment, e.g. cache line crossing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Memory System (AREA)

Abstract

Una disposicion para controlar un procesador de senales digitales , con instrucciones de longitudes variables. Es posible almacenar una parte de lainstrucciones con longitudes variables en lugares adyacentes dentro del espacio de la memoria y en el que el comienzo y el fin de las instrucciones tienenlugar entre los límites de palabras de memoria. Además, es posible llevar a la práctica otros aspectos adicionales de la invencion al contar con instruccionesque contengan cantidades variables de fragmentos de instruccion. Cada fragmento de instruccion hace que se lleve a cabo una o más operaciones en particular, loque permite que se realicen multiples operaciones durante el ciclo de reloj. De esta manera, se llevan a cabo multiples operacionesdurante cada ciclo de reloj, algo que reduce la cantidad total de ciclos de reloj necesarios para la realizacion de una tarea. Otros aspectos de la invencion se logran al incluior unaunidad de busqueda de instrucciones que recibe instrucciones con longitudes variables almacenadas en una memoria de instruccion. Asimismo, otro aspecto de lainvencion se logra con una memoria de instruccion que está separada del grupo de tres memorias de datos. Un decodificador de instruccion decodifica lasinstrucciones de la memoria de instruccion y genera las senales de control que producen el intercambio de los datos entre los diversos registros, las memoriasde datos y las unidades funcionales que hacen posible la realizacion de multiples operaciones durantecada ciclo de reloj.
ARP000105484A 1998-03-18 2000-10-18 Una disposicion para controlar un procesador de senales digitales con instrucciones de longitud variable AR026080A2 (es)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US4410498A 1998-03-18 1998-03-18
US4410898A 1998-03-18 1998-03-18
US4408798A 1998-03-18 1998-03-18
US4408998A 1998-03-18 1998-03-18
US09/044,086 US6425070B1 (en) 1998-03-18 1998-03-18 Variable length instruction decoder
US09/044,088 US6496920B1 (en) 1998-03-18 1998-03-18 Digital signal processor having multiple access registers

Publications (1)

Publication Number Publication Date
AR026080A2 true AR026080A2 (es) 2002-12-26

Family

ID=27556460

Family Applications (5)

Application Number Title Priority Date Filing Date
ARP000105482A AR026078A2 (es) 1998-03-18 2000-10-18 Un procesador de senales digitales, para el procesamiento de una senal digital en respuesta a instrucciones de longitud variable
ARP000105484A AR026080A2 (es) 1998-03-18 2000-10-18 Una disposicion para controlar un procesador de senales digitales con instrucciones de longitud variable
ARP000105486A AR026082A2 (es) 1998-03-18 2000-10-18 Un procesador de senales digitales para el procesamiento de una senal digital en respuesta a instrucciones de longitud variable, y un metodo para realizaruna operacion de multiplicacion de doble precision que utiliza dicho procesador de senales
ARP000105483A AR026079A2 (es) 1998-03-18 2000-10-18 Un metodo para operar un procesador de senales digitales que utiliza instrucciones de longitud variable y un procesador de senales digitales para llevar ala practica dicho metodo
ARP000105485A AR026081A2 (es) 1998-03-18 2000-10-18 Un metodo para controlar un procesador de senales digitales en respuesta a instrucciones de longitud variable

Family Applications Before (1)

Application Number Title Priority Date Filing Date
ARP000105482A AR026078A2 (es) 1998-03-18 2000-10-18 Un procesador de senales digitales, para el procesamiento de una senal digital en respuesta a instrucciones de longitud variable

Family Applications After (3)

Application Number Title Priority Date Filing Date
ARP000105486A AR026082A2 (es) 1998-03-18 2000-10-18 Un procesador de senales digitales para el procesamiento de una senal digital en respuesta a instrucciones de longitud variable, y un metodo para realizaruna operacion de multiplicacion de doble precision que utiliza dicho procesador de senales
ARP000105483A AR026079A2 (es) 1998-03-18 2000-10-18 Un metodo para operar un procesador de senales digitales que utiliza instrucciones de longitud variable y un procesador de senales digitales para llevar ala practica dicho metodo
ARP000105485A AR026081A2 (es) 1998-03-18 2000-10-18 Un metodo para controlar un procesador de senales digitales en respuesta a instrucciones de longitud variable

Country Status (11)

Country Link
EP (2) EP1457876B1 (es)
JP (4) JP2002507789A (es)
KR (3) KR100835148B1 (es)
CN (2) CN1279435C (es)
AR (5) AR026078A2 (es)
AT (1) ATE297567T1 (es)
AU (1) AU2986099A (es)
CA (1) CA2324219C (es)
DE (1) DE69925720T2 (es)
DK (1) DK1066559T3 (es)
WO (1) WO1999047999A1 (es)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DK1066559T3 (da) * 1998-03-18 2005-10-03 Qualcomm Inc Digital signalprocessor
JP4100300B2 (ja) * 2003-09-02 2008-06-11 セイコーエプソン株式会社 信号出力調整回路及び表示ドライバ
JP4661169B2 (ja) * 2003-11-14 2011-03-30 ヤマハ株式会社 ディジタルシグナルプロセッサ
JP4300151B2 (ja) * 2004-04-19 2009-07-22 Ｏｋｉセミコンダクタ株式会社 演算処理装置
US7246218B2 (en) * 2004-11-01 2007-07-17 Via Technologies, Inc. Systems for increasing register addressing space in instruction-width limited processors
US7337272B2 (en) * 2006-05-01 2008-02-26 Qualcomm Incorporated Method and apparatus for caching variable length instructions
US10001993B2 (en) 2013-08-08 2018-06-19 Linear Algebra Technologies Limited Variable-length instruction buffer management
US11768689B2 (en) 2013-08-08 2023-09-26 Movidius Limited Apparatus, systems, and methods for low power computational imaging
FR3021427B1 (fr) * 2014-05-22 2016-06-24 Kalray Structure de paquet d'instructions de type vliw et processeur adapte pour traiter un tel paquet d'instructions
EP4116819A1 (en) * 2014-07-30 2023-01-11 Movidius Limited Vector processor
JP6695320B2 (ja) * 2014-07-30 2020-05-20 リニア アルジェブラ テクノロジーズ リミテッド 低電力コンピュータイメージング
WO2018012828A1 (ko) * 2016-07-13 2018-01-18 김태형 다기능 연산 장치 및 고속 푸리에 변환 연산 장치
JP7384374B2 (ja) * 2019-02-27 2023-11-21 株式会社ウーノラボ 中央演算処理装置
US11204768B2 (en) 2019-11-06 2021-12-21 Onnivation Llc Instruction length based parallel instruction demarcator
EP4080354A1 (en) * 2021-04-23 2022-10-26 Nxp B.V. Processor and instruction set

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4099229A (en) * 1977-02-14 1978-07-04 The United States Of America As Represented By The Secretary Of The Navy Variable architecture digital computer
US5293611A (en) * 1988-09-20 1994-03-08 Hitachi, Ltd. Digital signal processor utilizing a multiply-and-add function for digital filter realization
JP2791086B2 (ja) * 1989-03-15 1998-08-27 富士通株式会社 命令プリフェッチ装置
DE69030648T2 (de) * 1990-01-02 1997-11-13 Motorola Inc Verfahren zum sequentiellen Vorabruf von 1-Wort-, 2-Wort oder 3-Wort-Befehlen
US5295249A (en) * 1990-05-04 1994-03-15 International Business Machines Corporation Compounding preprocessor for cache for identifying multiple instructions which may be executed in parallel
JP2560889B2 (ja) * 1990-05-22 1996-12-04 日本電気株式会社 マイクロプロセッサ
JP2682761B2 (ja) * 1991-06-18 1997-11-26 松下電器産業株式会社 命令プリフェッチ装置
US5438668A (en) * 1992-03-31 1995-08-01 Seiko Epson Corporation System and method for extraction, alignment and decoding of CISC instructions into a nano-instruction bucket for execution by a RISC computer
JPH06103068A (ja) * 1992-09-18 1994-04-15 Toyota Motor Corp データ処理装置
JPH06250854A (ja) * 1993-02-24 1994-09-09 Matsushita Electric Ind Co Ltd 命令プリフェッチ装置
JP3168845B2 (ja) * 1994-10-13 2001-05-21 ヤマハ株式会社 ディジタル信号処理装置
US5819056A (en) * 1995-10-06 1998-10-06 Advanced Micro Devices, Inc. Instruction buffer organization method and system
JP3655403B2 (ja) * 1995-10-09 2005-06-02 株式会社ルネサステクノロジ データ処理装置
US5710914A (en) * 1995-12-29 1998-01-20 Atmel Corporation Digital signal processing method and system implementing pipelined read and write operations
JP2806359B2 (ja) * 1996-04-30 1998-09-30 日本電気株式会社 命令処理方法及び命令処理装置
DK1066559T3 (da) * 1998-03-18 2005-10-03 Qualcomm Inc Digital signalprocessor

Also Published As

Publication number Publication date
CA2324219C (en) 2011-05-10
JP2010282637A (ja) 2010-12-16
KR20060040749A (ko) 2006-05-10
AR026078A2 (es) 2002-12-26
EP1066559A1 (en) 2001-01-10
JP2015028793A (ja) 2015-02-12
HK1094608A1 (zh) 2007-04-04
JP6300284B2 (ja) 2018-03-28
DE69925720T2 (de) 2006-03-16
AR026079A2 (es) 2002-12-26
CN1301363A (zh) 2001-06-27
EP1457876A3 (en) 2006-11-02
DK1066559T3 (da) 2005-10-03
AU2986099A (en) 1999-10-11
JP6152558B2 (ja) 2017-06-28
CA2324219A1 (en) 1999-09-23
KR100896674B1 (ko) 2009-05-14
ATE297567T1 (de) 2005-06-15
JP5677774B2 (ja) 2015-02-25
CN1279435C (zh) 2006-10-11
JP2016146189A (ja) 2016-08-12
EP1457876A2 (en) 2004-09-15
AR026082A2 (es) 2002-12-26
KR100940465B1 (ko) 2010-02-04
EP1066559B1 (en) 2005-06-08
HK1035594A1 (en) 2001-11-30
KR20010082524A (ko) 2001-08-30
JP2002507789A (ja) 2002-03-12
AR026081A2 (es) 2002-12-26
EP1457876B1 (en) 2017-10-04
CN1523491A (zh) 2004-08-25
KR20060040748A (ko) 2006-05-10
DE69925720D1 (de) 2005-07-14
WO1999047999A1 (en) 1999-09-23
KR100835148B1 (ko) 2008-06-04

Similar Documents

Publication Publication Date Title
AR026080A2 (es) Una disposicion para controlar un procesador de senales digitales con instrucciones de longitud variable
US6076140A (en) Set associative cache memory system with reduced power consumption
EP0637800A3 (en) Data processor with cache memory.
DE10196380T1 (de) Nicht-flüchtiger Cache
MXPA03011669A (es) Divisor de tinta e interfase de programa de aplicacion asociada.
ES2168313T3 (es) Decodificador multivelocidad en serie de viterbi para aplicaciones de sistemas de acceso multiple por division de codigo.
FR2807176B1 (fr) Memoire cache associative
JPS63199341U (es)
ES2396800T3 (es) Microprocesador o microcontrolador potenciado
DE60009496D1 (de) Mikroprozessor mit reduziertem kontextumschaltungsaufwand und verfahren
IT8719832A0 (it) Memoria tampone a predizione di hit.
TW201011642A (en) Enhanced microprocessor or microcontroller
KR910003488A (ko) 짧은 명령실행시간과 작은 점유면적을 갖는 가변 워드길이 명령시스템용 데이타 처리장치
DE10196011T1 (de) Flash mit konsistenter Latenz für Leseoperationen
FR2351457B1 (es)
DE602004023372D1 (de) Cache-speicher-trashings-verringerung von bestimmten code-stücken
DE59407277D1 (de) Selbsttesteinrichtung für speicheranordnungen, decoder oder dgl.
AR015545A1 (es) Un metodo para procesar instrucciones de longitud variable que contienen cantidades variables de fragmentos de instrucciones, una memoria para serutilizada por dicho metodo y una disposicion de control para el procesamiento de datos de instruccion en un procesador de senales digitales que incorporar
WO2002088937A3 (en) Architecture to relax memory performance requirements
DE69518632D1 (de) Bitzeilen-Selektions-Dekodierer, insbesondere für elektronische Speicher
BRPI0402064A (pt) Composição redutora, processo de deformação permanente das fibras queratìnicas e dispositivo com vários compartimentos ou kit
DE69023456D1 (de) Bitdekodierungsschema für Speichermatrizen.
JPS542640A (en) Allocating circuit for microprogram address
JPS5636742A (en) Method for using random access memory as address decoder
UA6334A1 (uk) Фунгіцидна композиція

Legal Events

Date Code Title Description
FB Suspension of granting procedure