ATE110490T1 - Nibble-mode-d-ram-festkörperspeichereinrichtung - Google Patents

Nibble-mode-d-ram-festkörperspeichereinrichtung

Info

Publication number
ATE110490T1
ATE110490T1 AT90907635T AT90907635T ATE110490T1 AT E110490 T1 ATE110490 T1 AT E110490T1 AT 90907635 T AT90907635 T AT 90907635T AT 90907635 T AT90907635 T AT 90907635T AT E110490 T1 ATE110490 T1 AT E110490T1
Authority
AT
Austria
Prior art keywords
storage device
solid state
state storage
mode dram
nibble mode
Prior art date
Application number
AT90907635T
Other languages
English (en)
Inventor
Eric C Fromm
Lonnie R Heidtke
Original Assignee
Cray Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cray Research Inc filed Critical Cray Research Inc
Application granted granted Critical
Publication of ATE110490T1 publication Critical patent/ATE110490T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
    • G11C7/1033—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers using data registers of which only one stage is addressed for sequentially outputting data from a predetermined number of stages, e.g. nibble read-write mode
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers

Landscapes

  • Dram (AREA)
  • Memory System (AREA)
AT90907635T 1989-08-08 1990-05-09 Nibble-mode-d-ram-festkörperspeichereinrichtung ATE110490T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/391,229 US4951246A (en) 1989-08-08 1989-08-08 Nibble-mode dram solid state storage device

Publications (1)

Publication Number Publication Date
ATE110490T1 true ATE110490T1 (de) 1994-09-15

Family

ID=23545806

Family Applications (1)

Application Number Title Priority Date Filing Date
AT90907635T ATE110490T1 (de) 1989-08-08 1990-05-09 Nibble-mode-d-ram-festkörperspeichereinrichtung

Country Status (7)

Country Link
US (1) US4951246A (de)
EP (1) EP0494862B1 (de)
JP (1) JPH04507311A (de)
AT (1) ATE110490T1 (de)
CA (1) CA2064851A1 (de)
DE (1) DE69011867T2 (de)
WO (1) WO1991002357A1 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2872251B2 (ja) * 1988-10-12 1999-03-17 株式会社日立製作所 情報処理システム
US5206952A (en) * 1990-09-12 1993-04-27 Cray Research, Inc. Fault tolerant networking architecture
US5313624A (en) * 1991-05-14 1994-05-17 Next Computer, Inc. DRAM multiplexer
US5321697A (en) * 1992-05-28 1994-06-14 Cray Research, Inc. Solid state storage device
JP3280704B2 (ja) * 1992-05-29 2002-05-13 株式会社東芝 半導体記憶装置
US5392239A (en) * 1993-05-06 1995-02-21 S3, Incorporated Burst-mode DRAM
AU1091295A (en) * 1993-11-09 1995-05-29 Kenneth H. Conner First come memory accessing without conflict
US5634025A (en) * 1993-12-09 1997-05-27 International Business Machines Corporation Method and system for efficiently fetching variable-width instructions in a data processing system having multiple prefetch units
GR940100383A (en) * 1994-08-02 1996-04-30 Idryma Technologias & Erevnas A high-throughput data buffer.
US5748551A (en) * 1995-12-29 1998-05-05 Micron Technology, Inc. Memory device with multiple internal banks and staggered command execution
US5878059A (en) * 1997-09-24 1999-03-02 Emc Corporation Method and apparatus for pipelining an error detection algorithm on an n-bit word stored in memory
US6643744B1 (en) * 2000-08-23 2003-11-04 Nintendo Co., Ltd. Method and apparatus for pre-fetching audio data
GB2374703A (en) * 2001-04-19 2002-10-23 Snell & Wilcox Ltd Digital video store
US6982892B2 (en) * 2003-05-08 2006-01-03 Micron Technology, Inc. Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules
US9997233B1 (en) 2015-10-08 2018-06-12 Rambus Inc. Memory module with dynamic stripe width

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5148937A (en) * 1974-10-25 1976-04-27 Fujitsu Ltd Kiokusochi niokeru junjoseigyohoshiki
GB1506972A (en) * 1976-02-06 1978-04-12 Int Computers Ltd Data processing systems
US4051551A (en) * 1976-05-03 1977-09-27 Burroughs Corporation Multidimensional parallel access computer memory system
GB1527289A (en) * 1976-08-17 1978-10-04 Int Computers Ltd Data processing systems
US4149242A (en) * 1977-05-06 1979-04-10 Bell Telephone Laboratories, Incorporated Data interface apparatus for multiple sequential processors
US4280176A (en) * 1978-12-26 1981-07-21 International Business Machines Corporation Memory configuration, address interleaving, relocation and access control system
DE3015125A1 (de) * 1980-04-19 1981-10-22 Ibm Deutschland Gmbh, 7000 Stuttgart Einrichtung zur speicherung und darstellung graphischer information
US4435792A (en) * 1982-06-30 1984-03-06 Sun Microsystems, Inc. Raster memory manipulation apparatus
US4489381A (en) * 1982-08-06 1984-12-18 International Business Machines Corporation Hierarchical memories having two ports at each subordinate memory level
US4630230A (en) * 1983-04-25 1986-12-16 Cray Research, Inc. Solid state storage device
US4901230A (en) * 1983-04-25 1990-02-13 Cray Research, Inc. Computer vector multiprocessing control with multiple access memory and priority conflict resolution method
JPS60136086A (ja) * 1983-12-23 1985-07-19 Hitachi Ltd 半導体記憶装置
EP0237030B1 (de) * 1986-03-10 1993-06-30 Nec Corporation Halbleiterspeicher mit System zum seriellen Schnellzugriff
JPS62190999U (de) * 1986-05-23 1987-12-04
US4803621A (en) * 1986-07-24 1989-02-07 Sun Microsystems, Inc. Memory access system
US4800530A (en) * 1986-08-19 1989-01-24 Kabushiki Kasiha Toshiba Semiconductor memory system with dynamic random access memory cells
US4792929A (en) * 1987-03-23 1988-12-20 Zenith Electronics Corporation Data processing system with extended memory access
US4796232A (en) * 1987-10-20 1989-01-03 Contel Corporation Dual port memory controller
DE3776798D1 (de) * 1987-11-23 1992-03-26 Philips Nv Schnell arbeitender statischer ram-speicher mit grosser kapazitaet.

Also Published As

Publication number Publication date
DE69011867T2 (de) 1994-12-15
JPH04507311A (ja) 1992-12-17
EP0494862A1 (de) 1992-07-22
DE69011867D1 (de) 1994-09-29
WO1991002357A1 (en) 1991-02-21
US4951246A (en) 1990-08-21
EP0494862B1 (de) 1994-08-24
CA2064851A1 (en) 1991-02-09

Similar Documents

Publication Publication Date Title
ATE110490T1 (de) Nibble-mode-d-ram-festkörperspeichereinrichtung
DE3854421D1 (de) Dynamische Speicheranordnung mit wahlfreiem Zugriff und Herstellungsverfahren dafür.
DE69220134D1 (de) Speichersteuerungssystem für eine Speicherplattenanordnung
DE69016805D1 (de) Dynamischer Direktzugriffsspeicher mit verbesserter Wortleitungssteuerung.
EP0206784A3 (de) Doppelspeicheranordnung
KR860002871A (ko) 2층 구조의 다이나믹 랜덤 액세스 메모리(dram) 셀
DE3771288D1 (de) Dynamischer speicher mit wahlfreiem zugriff.
DE68902193D1 (de) Datenspeicheranordnung.
DE69022179D1 (de) Halbleiterspeichergeräte mit Serienzugriff.
DE69516881D1 (de) Speichervorrichtung und datenverarbeitungssystem mit einer solchen speichervorrichtung
DE3854278D1 (de) Aus einer Vielzahl von Eintransistorspeicherzellen bestehende dynamische Speichervorrichtung mit wahlfreiem Zugriff.
DE3886114D1 (de) Halbleiterspeichergerät mit redundanter Speicherzellenmatrix.
ATE216529T1 (de) Eine synchrone nand-dram-speicherarchitektur
DE69419760D1 (de) Mehrfachport-verteilte speicherschnittstelle und zugehöriges verfahren
DE3851099D1 (de) Erweiterbarer Schreib- und Lesespeicher mit Vielfach-Ein-Ausgabe-Einheit.
KR890012304A (ko) 데이타 저장 및 검색 방법
KR900008765A (ko) 단일 트랜지스터 메모리 셀과 함께 사용하는 고속차동 센스 증폭기
DE68921900D1 (de) Halbleiterspeicheranordnung mit serieller Zugriffsanordnung.
KR940006139A (ko) 스태거(stagger)판독/기록 기능을 갖는 고속 데이타 액세스용 다중 어레이 메모리 디바이스
DE69016697D1 (de) Video-Direktzugriffsspeicher.
DE68918193D1 (de) Halbleiterspeicher.
FI885252L (fi) Foervaring av faerskt foder.
NO982517L (no) FremgangsmÕte for rom-tid integrasjon/behandling av en flerhet av videoer samt system for utf°relse av samme, og lagringsmedium for lagring av et program for fremgangsmÕten
NO891412L (no) Fremgangsmaate for innfoering av store vaeskemengder i toerket frukt.
DE3767729D1 (de) Assoziativspeicherzelle.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties