ATE118133T1 - Integrierbare phasenregelschleife. - Google Patents

Integrierbare phasenregelschleife.

Info

Publication number
ATE118133T1
ATE118133T1 AT88909711T AT88909711T ATE118133T1 AT E118133 T1 ATE118133 T1 AT E118133T1 AT 88909711 T AT88909711 T AT 88909711T AT 88909711 T AT88909711 T AT 88909711T AT E118133 T1 ATE118133 T1 AT E118133T1
Authority
AT
Austria
Prior art keywords
reference signal
signal
filter means
control loop
phase control
Prior art date
Application number
AT88909711T
Other languages
English (en)
Inventor
David Robert Brooks
Original Assignee
Magellan Corp Australia
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Magellan Corp Australia filed Critical Magellan Corp Australia
Application granted granted Critical
Publication of ATE118133T1 publication Critical patent/ATE118133T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
AT88909711T 1987-11-18 1988-11-17 Integrierbare phasenregelschleife. ATE118133T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
AUPI547787 1987-11-18
AUPI663188 1988-02-08
AUPI787988 1988-04-22

Publications (1)

Publication Number Publication Date
ATE118133T1 true ATE118133T1 (de) 1995-02-15

Family

ID=27157401

Family Applications (1)

Application Number Title Priority Date Filing Date
AT88909711T ATE118133T1 (de) 1987-11-18 1988-11-17 Integrierbare phasenregelschleife.

Country Status (7)

Country Link
EP (1) EP0390800B1 (de)
JP (1) JPH03501912A (de)
AT (1) ATE118133T1 (de)
CA (1) CA1311020C (de)
DE (1) DE3852954T2 (de)
HK (1) HK35996A (de)
WO (1) WO1989005063A1 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4987373A (en) * 1989-09-01 1991-01-22 Chrontel, Inc. Monolithic phase-locked loop
DE102004050621B4 (de) * 2003-11-03 2011-03-10 Heidelberger Druckmaschinen Ag Schaltkreis zur Taktinterpolation
JP4735870B2 (ja) * 2006-08-11 2011-07-27 日本電気株式会社 電圧制御発振器、周波数シンセサイザおよび発振周波数制御方法
US8531213B2 (en) * 2009-05-21 2013-09-10 Panasonic Corporation CMOS-inverter-type frequency divider circuit, and mobile phone including the CMOS-inverter-type frequency divider circuit
US10498308B2 (en) 2013-11-27 2019-12-03 Telefonaktiebolaget Lm Ericsson (Publ) Circuit for calibration measurements, method, computer program, and electronic device
DE102021211116A1 (de) * 2021-10-01 2023-04-06 Vitesco Technologies GmbH Integrierte Schaltungsanordnung mit einer steuerbaren Stromquelle, sowie Verfahren zum Steuern einer Stromquelle

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3902140A (en) * 1972-10-18 1975-08-26 Alan B Grebene Digitally controlled oscillator
US3805183A (en) * 1972-11-06 1974-04-16 Microwave Inc Dual bandwidth phase lock loop
US4392113A (en) * 1981-02-12 1983-07-05 Jackson Charles R Phase-locked loop including non-linear phase detector of the sample and hold type
EP0202015B1 (de) * 1985-04-12 1992-08-19 Tektronix, Inc. Digitale Phasenregelschleifen
US4715000A (en) * 1985-08-06 1987-12-22 General Electric Company Digital phase-locked loop and frequency measuring device

Also Published As

Publication number Publication date
EP0390800B1 (de) 1995-02-01
DE3852954T2 (de) 1995-05-24
CA1311020C (en) 1992-12-01
HK35996A (en) 1996-03-08
EP0390800A1 (de) 1990-10-10
JPH03501912A (ja) 1991-04-25
WO1989005063A1 (en) 1989-06-01
EP0390800A4 (en) 1991-01-16
DE3852954D1 (de) 1995-03-16

Similar Documents

Publication Publication Date Title
CA2050771A1 (en) Phase-locked loop frequency tracking device including a direct digital synthesizer
US4673892A (en) Phase locked loop frequency synthesizer with battery saving circuit
KR920704411A (ko) 전압 제어형 발진 회로 및 위상 동기 회로
SE8804461D0 (sv) Clock holdover circuit
JPS6436184A (en) Phase locked loop apparatus
EP0347737A3 (en) Synchronisation method for a clock generator, especially of a clock generator of a digital telephone exchange
KR900001819B1 (en) Pll frequwncy synthesizer
AU1094199A (en) Phase-locked loop and method for automatically locking to a variable input frequency
ATE118133T1 (de) Integrierbare phasenregelschleife.
ES2004520A6 (es) Un generador de ruido que comprende oscilador controlado en tension para engendrar una senal de ruido o perturbacion
EP0206247A3 (de) Frequenzsynthesierer mit Phasenregelschleife
GB2256984A (en) Parameter tolerant pll synthesizer
SE9700272L (sv) Oscillationskrets med automatisk frekvensreglering
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
WO2003028221A1 (en) Parallel/serial conversion circuit, optical output control circuit, and optical recording apparatus
GB2291293A (en) Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop
WO2002009290A3 (en) Analog phase locked loop holdover
DE3685703D1 (de) Schaltung, die einen dc-fm-phasenregelkreis aufweist.
KR870008464A (ko) 클력시그널을 발생시키기 위한 회로배열
JPS56110363A (en) Multiplexing circuit using pll
JPS648728A (en) Reference frequency signal generator
JPS6412691A (en) Video signal sampling circuit
JPS5624840A (en) Digital/analog data simultaneous transmitting system
KR880002862Y1 (ko) 디지탈 클럭의 동기식 주파수 체배기
JPH10173640A (ja) クロック抽出回路およびクロック抽出方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties