ATE133503T1 - System zum detektieren, dass daten in einem pufferspeicher gelöscht worden sind, insbesondere für einen datenschalter - Google Patents

System zum detektieren, dass daten in einem pufferspeicher gelöscht worden sind, insbesondere für einen datenschalter

Info

Publication number
ATE133503T1
ATE133503T1 AT89123957T AT89123957T ATE133503T1 AT E133503 T1 ATE133503 T1 AT E133503T1 AT 89123957 T AT89123957 T AT 89123957T AT 89123957 T AT89123957 T AT 89123957T AT E133503 T1 ATE133503 T1 AT E133503T1
Authority
AT
Austria
Prior art keywords
data
memory
describing
buffer memory
availability
Prior art date
Application number
AT89123957T
Other languages
English (en)
Inventor
Michel Soutoul
Original Assignee
Cit Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cit Alcatel filed Critical Cit Alcatel
Application granted granted Critical
Publication of ATE133503T1 publication Critical patent/ATE133503T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Debugging And Monitoring (AREA)
  • Computer And Data Communications (AREA)
AT89123957T 1988-12-30 1989-12-27 System zum detektieren, dass daten in einem pufferspeicher gelöscht worden sind, insbesondere für einen datenschalter ATE133503T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8817503A FR2642214B1 (fr) 1988-12-30 1988-12-30 Systeme de detection d'ecrasement de donnees dans une memoire tampon, notamment pour un commutateur de donnees

Publications (1)

Publication Number Publication Date
ATE133503T1 true ATE133503T1 (de) 1996-02-15

Family

ID=9373640

Family Applications (1)

Application Number Title Priority Date Filing Date
AT89123957T ATE133503T1 (de) 1988-12-30 1989-12-27 System zum detektieren, dass daten in einem pufferspeicher gelöscht worden sind, insbesondere für einen datenschalter

Country Status (9)

Country Link
US (1) US5193153A (de)
EP (1) EP0377894B1 (de)
JP (1) JP2781632B2 (de)
AT (1) ATE133503T1 (de)
AU (1) AU624462B2 (de)
CA (1) CA2006921A1 (de)
DE (1) DE68925524T2 (de)
ES (1) ES2082767T3 (de)
FR (1) FR2642214B1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5438575A (en) * 1992-11-16 1995-08-01 Ampex Corporation Data storage system with stale data detector and method of operation
US5633878A (en) * 1995-01-20 1997-05-27 Telefonaktiebolaget Lm Ericsson Self-diagnostic data buffers
US5710944A (en) * 1996-02-09 1998-01-20 Motorola, Inc. Memory system and data communications system
JP3893755B2 (ja) * 1998-07-03 2007-03-14 株式会社デンソー 電子制御装置
US9792232B2 (en) * 2015-11-16 2017-10-17 International Business Machines Corporation Techniques for queueing interrupts in a data processing system
US11789647B2 (en) * 2019-12-20 2023-10-17 Micron Technology, Inc. Address verification for a memory device
KR20220007300A (ko) 2020-07-10 2022-01-18 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3680055A (en) * 1970-07-06 1972-07-25 Burroughs Corp Buffer memory having read and write address comparison for indicating occupancy
FR2475330A1 (fr) * 1980-01-31 1981-08-07 Thomson Csf Mat Tel Dispositif d'aiguillage de donnees numeriques
JPS57125439A (en) * 1981-01-28 1982-08-04 Fujitsu Ltd Buffering system
US4506348A (en) * 1982-06-14 1985-03-19 Allied Corporation Variable digital delay circuit
JPS59211136A (ja) * 1983-05-16 1984-11-29 Nec Corp バツフア管理装置
CA1257400A (en) * 1985-05-21 1989-07-11 Akihiro Sera Input/output control system
US4751675A (en) * 1985-08-19 1988-06-14 American Telephone And Telegraph Company, At&T Bell Laboratories Memory access circuit with pointer shifting network
US4823312A (en) * 1986-10-30 1989-04-18 National Semiconductor Corp. Asynchronous communications element
DE3785043D1 (de) * 1987-10-06 1993-04-29 Itt Ind Gmbh Deutsche Digitaler fifo-speicher.
US4888739A (en) * 1988-06-15 1989-12-19 Cypress Semiconductor Corporation First-in first-out buffer memory with improved status flags
US5027326A (en) * 1988-11-10 1991-06-25 Dallas Semiconductor Corporation Self-timed sequential access multiport memory
JP2736092B2 (ja) * 1989-01-10 1998-04-02 株式会社東芝 バッファ装置
US5146564A (en) * 1989-02-03 1992-09-08 Digital Equipment Corporation Interface between a system control unit and a service processing unit of a digital computer

Also Published As

Publication number Publication date
EP0377894B1 (de) 1996-01-24
ES2082767T3 (es) 1996-04-01
CA2006921A1 (fr) 1990-06-30
FR2642214A1 (fr) 1990-07-27
AU624462B2 (en) 1992-06-11
DE68925524T2 (de) 1996-05-30
AU4739690A (en) 1990-07-05
JP2781632B2 (ja) 1998-07-30
EP0377894A1 (de) 1990-07-18
US5193153A (en) 1993-03-09
DE68925524D1 (de) 1996-03-07
FR2642214B1 (fr) 1992-11-20
JPH02238521A (ja) 1990-09-20

Similar Documents

Publication Publication Date Title
EP1310874A3 (de) Parallel arbeitende Exclusive-Oder-Einheit
ATE160234T1 (de) Busüberwachung für rechnersystemführer
ATE216098T1 (de) Mehrprozessorsystem brücke mit zugriffskontrollierung
KR950033892A (ko) 데이타 처리 시스템
KR940006032A (ko) 메모리 카드 장치
EP0615193A4 (de) Speicherkartenvorrichtung.
KR910001522A (ko) 데이타 전송방법과 이 방법을 사용한 데이타 처리 시스템
US3986169A (en) Device protection method and apparatus
KR860000595A (ko) 정보처리장치를 위한 메모리액세스 제어방식
DE68925524D1 (de) System zum Detektieren, dass Daten in einem Pufferspeicher gelöscht worden sind, insbesondere für einen Datenschalter
ES2164355T3 (es) Procedimiento de carga de datos.
DE69825621D1 (de) Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher
KR900016872A (ko) 메모리 용량이 확장 가능한 데이타 처리 장치
DE69413364D1 (de) Verfahren und Einrichtung zum Speichern von Transaktionsdaten
KR20030082894A (ko) 트랜시버 내의 기억매체에 기록된 데이터를 자동적으로백업하는 마이크로 컴퓨터 시스템 및 그것에 접속되는트랜시버
DE59814280D1 (de) Verfahren zur schnellen Kommunikation in einem parallelen Computersystem und mit diesem Verfahren betriebenes paralleles Computersystem
DE69323111D1 (de) Auflösung der Mehrdeutigkeit für Kontrolle eines elastischen Speichers für Untersystemeinheit
ES2149232T3 (es) Receptor de television con un aparato para el intercambio rapido de instrucciones y/o informacion.
KR960032161A (ko) 컴퓨터 시스템 및 중계기
JPS56110164A (en) Logging error control system
RU94026081A (ru) Записывающее устройство для регистрации данных
DE59302054D1 (de) Verfahren zur Reset-Erzeugung in Datenverarbeitungsanlagen
JPS5622170A (en) Vector operation processing system
JPS5729164A (en) Computer system
JPH04373058A (ja) バッファ制御方式

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee