ATE136381T1 - Feldprozessorsystem - Google Patents

Feldprozessorsystem

Info

Publication number
ATE136381T1
ATE136381T1 AT89308611T AT89308611T ATE136381T1 AT E136381 T1 ATE136381 T1 AT E136381T1 AT 89308611 T AT89308611 T AT 89308611T AT 89308611 T AT89308611 T AT 89308611T AT E136381 T1 ATE136381 T1 AT E136381T1
Authority
AT
Austria
Prior art keywords
array
processor
bit
support circuit
scalar
Prior art date
Application number
AT89308611T
Other languages
English (en)
Inventor
David John Hunt
Original Assignee
Cambridge Parallel Processing
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cambridge Parallel Processing filed Critical Cambridge Parallel Processing
Application granted granted Critical
Publication of ATE136381T1 publication Critical patent/ATE136381T1/de

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023Two dimensional arrays, e.g. mesh, torus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Multi Processors (AREA)
  • Executing Machine-Instructions (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Advance Control (AREA)
  • Electrotherapy Devices (AREA)
  • Hardware Redundancy (AREA)
AT89308611T 1988-08-25 1989-08-24 Feldprozessorsystem ATE136381T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB888820237A GB8820237D0 (en) 1988-08-25 1988-08-25 Processor array systems

Publications (1)

Publication Number Publication Date
ATE136381T1 true ATE136381T1 (de) 1996-04-15

Family

ID=10642723

Family Applications (1)

Application Number Title Priority Date Filing Date
AT89308611T ATE136381T1 (de) 1988-08-25 1989-08-24 Feldprozessorsystem

Country Status (6)

Country Link
US (1) US5150290A (de)
EP (1) EP0357342B1 (de)
JP (1) JPH02236790A (de)
AT (1) ATE136381T1 (de)
DE (1) DE68926136D1 (de)
GB (1) GB8820237D0 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06259227A (ja) * 1993-03-08 1994-09-16 Sharp Corp 演算装置
US5590356A (en) * 1994-08-23 1996-12-31 Massachusetts Institute Of Technology Mesh parallel computer architecture apparatus and associated methods
US7197625B1 (en) * 1997-10-09 2007-03-27 Mips Technologies, Inc. Alignment and ordering of vector elements for single instruction multiple data processing
US5933650A (en) 1997-10-09 1999-08-03 Mips Technologies, Inc. Alignment and ordering of vector elements for single instruction multiple data processing
US5864703A (en) * 1997-10-09 1999-01-26 Mips Technologies, Inc. Method for providing extended precision in SIMD vector arithmetic operations
US6308252B1 (en) * 1999-02-04 2001-10-23 Kabushiki Kaisha Toshiba Processor method and apparatus for performing single operand operation and multiple parallel operand operation
US7181484B2 (en) 2001-02-21 2007-02-20 Mips Technologies, Inc. Extended-precision accumulation of multiplier output
US7599981B2 (en) 2001-02-21 2009-10-06 Mips Technologies, Inc. Binary polynomial multiplier
US7162621B2 (en) 2001-02-21 2007-01-09 Mips Technologies, Inc. Virtual instruction expansion based on template and parameter selector information specifying sign-extension or concentration
US7711763B2 (en) 2001-02-21 2010-05-04 Mips Technologies, Inc. Microprocessor instructions for performing polynomial arithmetic operations
US7536395B2 (en) 2006-06-06 2009-05-19 International Business Machines Corporation Efficient dynamic register file design for multiple simultaneous bit encodings

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3858183A (en) * 1972-10-30 1974-12-31 Amdahl Corp Data processing system and method therefor
US4107773A (en) * 1974-05-13 1978-08-15 Texas Instruments Incorporated Advanced array transform processor with fixed/floating point formats
US4101960A (en) * 1977-03-29 1978-07-18 Burroughs Corporation Scientific processor
US4412303A (en) * 1979-11-26 1983-10-25 Burroughs Corporation Array processor architecture
US4365292A (en) * 1979-11-26 1982-12-21 Burroughs Corporation Array processor architecture connection network
US4543642A (en) * 1982-01-26 1985-09-24 Hughes Aircraft Company Data Exchange Subsystem for use in a modular array processor
JPS5930156A (ja) * 1982-08-09 1984-02-17 Sharp Corp マイクロコンピユ−タシステム
US4720784A (en) * 1983-10-18 1988-01-19 Thiruvengadam Radhakrishnan Multicomputer network
US4783732A (en) * 1985-12-12 1988-11-08 Itt Corporation Two-wire/three-port RAM for cellular array processor
US4891787A (en) * 1986-12-17 1990-01-02 Massachusetts Institute Of Technology Parallel processing system with processor array having SIMD/MIMD instruction processing

Also Published As

Publication number Publication date
JPH02236790A (ja) 1990-09-19
GB8820237D0 (en) 1988-09-28
US5150290A (en) 1992-09-22
DE68926136D1 (de) 1996-05-09
EP0357342B1 (de) 1996-04-03
EP0357342A1 (de) 1990-03-07

Similar Documents

Publication Publication Date Title
KR940000293B1 (ko) 단순화된 동기적 메시 프로세서
DE3750625D1 (de) Datenverarbeitungssystem mit zwei Ausführungseinheiten.
EP0208457A3 (de) Prozessornetz
DE68909426D1 (de) Datenverarbeitung und -uebertragung.
EP0237013A3 (en) Adaptive instruction processing by array processor having processor identification and data dependent status registers in each processing element
EP0602909A3 (de) SIMD-Architektur mit einem Bus zur Datenübertragung von und zu Verarbeitungseinheiten
EP0267612A3 (de) Zeitgeber/Zähler mit einem Registerblock
DE3750944D1 (de) Eingabesystem für eine tragbare Datenverarbeitungsanlage.
DE68926136D1 (de) Feldprozessorsystem
DE3786862D1 (de) Fehlertolerante rechnerarchitektur.
DE68927869D1 (de) Rechnersystem mit Hochgeschwindigkeitsdatenübertragungsfähigkeiten
ES8701395A1 (es) Sistema de deteccion y correccion de errores de una unidad de memoria de procesado de datos.
CA2274282A1 (en) Merge sorting apparatus with comparison nodes connected in tournament tree shape
DE68912894D1 (de) Bilddatenverarbeitungsgerät.
DE68900708D1 (de) Datenuebertragungsverarbeitungssystem.
FI891788A7 (fi) Tietojenkäsittelyjärjestelmä
EP0331191A3 (de) Informationsverarbeitungssystem das geeignet ist, eine vorzeitige Ausführung durchzuführen
DE3585972D1 (de) Rechner-vektorregisterverarbeitung.
EP0539010A3 (en) Method and device for generating sum information/rounding control signal
DE3586756D1 (de) Elektronische registrierkasse.
EP0297581A3 (de) Pseudozufallsfolgegenerator
GB1536933A (en) Array processors
JPS6429938A (en) Data flow processor
DE68913056D1 (de) Bilddatenverarbeitung.
EP0675429A3 (de) Datenverarbeitungsgerät.