ATE151184T1 - Automatische logische prozessorzuweisung physikalischer prozessoren - Google Patents

Automatische logische prozessorzuweisung physikalischer prozessoren

Info

Publication number
ATE151184T1
ATE151184T1 AT93924908T AT93924908T ATE151184T1 AT E151184 T1 ATE151184 T1 AT E151184T1 AT 93924908 T AT93924908 T AT 93924908T AT 93924908 T AT93924908 T AT 93924908T AT E151184 T1 ATE151184 T1 AT E151184T1
Authority
AT
Austria
Prior art keywords
cpu
microprocessor
processors
physical location
physical
Prior art date
Application number
AT93924908T
Other languages
English (en)
Inventor
John A Landry
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Application granted granted Critical
Publication of ATE151184T1 publication Critical patent/ATE151184T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operations
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1417—Boot up procedures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4405—Initialisation of multiprocessor systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
AT93924908T 1992-10-02 1993-09-29 Automatische logische prozessorzuweisung physikalischer prozessoren ATE151184T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/956,649 US5408647A (en) 1992-10-02 1992-10-02 Automatic logical CPU assignment of physical CPUs

Publications (1)

Publication Number Publication Date
ATE151184T1 true ATE151184T1 (de) 1997-04-15

Family

ID=25498492

Family Applications (1)

Application Number Title Priority Date Filing Date
AT93924908T ATE151184T1 (de) 1992-10-02 1993-09-29 Automatische logische prozessorzuweisung physikalischer prozessoren

Country Status (7)

Country Link
US (1) US5408647A (de)
EP (1) EP0664035B1 (de)
AT (1) ATE151184T1 (de)
AU (1) AU5441494A (de)
CA (1) CA2145404C (de)
DE (1) DE69309482T2 (de)
WO (1) WO1994008291A1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2977688B2 (ja) * 1992-12-18 1999-11-15 富士通株式会社 マルチプロセッシング装置、方法、及びこれらに使用するプロセッサ
US5491788A (en) * 1993-09-10 1996-02-13 Compaq Computer Corp. Method of booting a multiprocessor computer where execution is transferring from a first processor to a second processor based on the first processor having had a critical error
JPH07219913A (ja) * 1994-01-28 1995-08-18 Fujitsu Ltd マルチプロセッサシステムの制御方法及び装置
JP3574170B2 (ja) * 1994-03-17 2004-10-06 富士通株式会社 分散型画像処理装置
GB2290891B (en) * 1994-06-29 1999-02-17 Mitsubishi Electric Corp Multiprocessor system
JP3447404B2 (ja) * 1994-12-08 2003-09-16 日本電気株式会社 マルチプロセッサシステム
US5627962A (en) * 1994-12-30 1997-05-06 Compaq Computer Corporation Circuit for reassigning the power-on processor in a multiprocessing system
US5495569A (en) * 1994-12-30 1996-02-27 Compaq Computer Corp. Circuit for ensuring that a local interrupt controller in a microprocessor is powered up active
US6978374B1 (en) 2000-09-29 2005-12-20 Unisys Corporation Authorization key system for selectively controlling the performance of a data processing system
US6938164B1 (en) * 2000-11-22 2005-08-30 Microsoft Corporation Method and system for allowing code to be securely initialized in a computer
US20080201605A1 (en) * 2007-02-21 2008-08-21 Inventec Corporation Dead man timer detecting method, multiprocessor switching method and processor hot plug support method
WO2015042925A1 (zh) * 2013-09-29 2015-04-02 华为技术有限公司 服务器的控制方法和服务器的控制设备
US9471329B2 (en) 2014-03-19 2016-10-18 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Optimizing computer hardware usage in a computing system that includes a plurality of populated central processing unit (‘CPU’) sockets
US9471433B2 (en) 2014-03-19 2016-10-18 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Optimizing computer hardware usage in a computing system that includes a plurality of populated central processing unit (‘CPU’) sockets

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4117459A (en) * 1977-04-08 1978-09-26 Honeywell Inc. Time-out interface means
US4499581A (en) * 1982-09-21 1985-02-12 Xerox Corporation Self testing system for reproduction machine
US4502116A (en) * 1982-11-17 1985-02-26 At&T Bell Laboratories Multiple processor synchronized halt test arrangement
US4606024A (en) * 1982-12-20 1986-08-12 At&T Bell Laboratories Hierarchical diagnostic testing arrangement for a data processing system having operationally interdependent circuit boards
US4634110A (en) * 1983-07-28 1987-01-06 Harris Corporation Fault detection and redundancy management system
US4646298A (en) * 1984-05-01 1987-02-24 Texas Instruments Incorporated Self testing data processing system with system test master arbitration
US4823256A (en) * 1984-06-22 1989-04-18 American Telephone And Telegraph Company, At&T Bell Laboratories Reconfigurable dual processor system
JPS6272248A (ja) * 1985-09-25 1987-04-02 Hitachi Ltd デ−タ伝送システムの現用予備切替方法
US4860196A (en) * 1986-12-01 1989-08-22 Siemens Aktiengesellschaft High-availability computer system with a support logic for a warm start
US4839895A (en) * 1987-01-07 1989-06-13 Nec Corporation Early failure detection system for multiprocessor system
JP2760363B2 (ja) * 1990-11-14 1998-05-28 株式会社ピーエフユー 初期化処理装置
JP3461825B2 (ja) * 1991-06-26 2003-10-27 三星電子株式会社 マルチプロセッサ分散型初期化および自己テストシステム

Also Published As

Publication number Publication date
DE69309482D1 (de) 1997-05-07
EP0664035A1 (de) 1995-07-26
CA2145404C (en) 1999-04-06
AU5441494A (en) 1994-04-26
US5408647A (en) 1995-04-18
DE69309482T2 (de) 1997-10-16
EP0664035B1 (de) 1997-04-02
WO1994008291A1 (en) 1994-04-14
CA2145404A1 (en) 1994-04-14

Similar Documents

Publication Publication Date Title
DE69309482D1 (de) Automatische logische prozessorzuweisung physikalischer prozessoren
FR2722017B1 (fr) Systeme multiprocesseur
DE3780475D1 (de) Informationsverarbeitungssystem.
BR9814779A (pt) Registro de boot com partição modificável para um dispositivo de memória de computador
US6996745B1 (en) Process for shutting down a CPU in a SMP configuration
EP0351536A3 (de) Systematische Wiederherstellung von übermässigen Programmspinschleifen in einer n-teiligen MP-Umgebung
PL180098B1 (pl) Sposób sterowania systemem komputerowym PL PL PL PL PL PL PL PL
JPS57164340A (en) Information processing method
EP0818736A3 (de) System zur Zuweisung eines Bootstrap-Prozessors in einem symmetrischen Multiprozessorrechner mit Rückstellung von Zeitüberwachungsschaltung
DE69222528D1 (de) Verteilte multiprozessor-initialisierung und selbstprüfungssystem
FI952793A0 (fi) Järjestelmä varmuuskopioiden ottamiseksi tietokannassa
TWI454905B (zh) 在多核心平台中之受限制的啓動技術
DE60038837D1 (de) smitteln
ATE305152T1 (de) Verfahren und vorrichtung zum abschalten und/oder neustarten von logischen partitionen in einem datenverarbeitungssystem
EP1335269A3 (de) Zweistufige Taktschaltung
BR8404918A (pt) Configuracao de unidade de processamento central com canais de informacao para uso em sistemas de processamento de dados
WO1994008291A9 (en) AUTOMATIC LOGICAL CPU ASSIGNMENT OF PHYSICAL CPUs
BR9802325A (pt) Método e aparelho para embutir eventos dentro de uma fila de eventos, método para definir relações de embutimento de eventos, programas de computador para uso em computador e equipamento de computador de multiprocessamento com grupo de dispositivo, ambos (programas e equipamento) com capacidade de embutir eventos dentro de uma fila e definir relações de embutimento de eventos
US7451073B2 (en) System and method for increasing performance in multi-CPU simulation
Kravitz Static vs. dynamic partitioning of circuits for a MOS timing simulator on a message-based multiprocessor.
JPS57178553A (en) Multiprocessor system
JPS6426968A (en) Multi-processor system
JPS559217A (en) Connection system for multiprocessor
Allaby Use of embedded Microprocessors in DELPHI
KR930010756A (ko) 다중처리기 시스템의 하드웨어 초기화 방법