FR2722017B1 - Systeme multiprocesseur - Google Patents

Systeme multiprocesseur

Info

Publication number
FR2722017B1
FR2722017B1 FR9502942A FR9502942A FR2722017B1 FR 2722017 B1 FR2722017 B1 FR 2722017B1 FR 9502942 A FR9502942 A FR 9502942A FR 9502942 A FR9502942 A FR 9502942A FR 2722017 B1 FR2722017 B1 FR 2722017B1
Authority
FR
France
Prior art keywords
cpus
setting
multiprocessor system
defective
reset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9502942A
Other languages
English (en)
Other versions
FR2722017A1 (fr
Inventor
Satoshi Kobayashi
Toshikazu Yokoi
Kunio Takahari
Yoichi Nakamura
Junichi Ishikawa
Nigel Bruce
David Wright
Colin Hough
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Apricot Computers Ltd
Mitsubishi Electric Corp
Original Assignee
Apricot Computers Ltd
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apricot Computers Ltd, Mitsubishi Electric Corp filed Critical Apricot Computers Ltd
Publication of FR2722017A1 publication Critical patent/FR2722017A1/fr
Application granted granted Critical
Publication of FR2722017B1 publication Critical patent/FR2722017B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/006—Identification
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques
    • G06F11/2028—Failover techniques eliminating a faulty processor or activating a spare
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operations
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1417—Boot up procedures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2043—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant where the redundant components share a common memory address space

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
  • Retry When Errors Occur (AREA)
FR9502942A 1994-06-29 1995-03-14 Systeme multiprocesseur Expired - Fee Related FR2722017B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9413089A GB2290891B (en) 1994-06-29 1994-06-29 Multiprocessor system

Publications (2)

Publication Number Publication Date
FR2722017A1 FR2722017A1 (fr) 1996-01-05
FR2722017B1 true FR2722017B1 (fr) 1998-02-27

Family

ID=10757532

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9502942A Expired - Fee Related FR2722017B1 (fr) 1994-06-29 1995-03-14 Systeme multiprocesseur

Country Status (5)

Country Link
US (1) US5583987A (fr)
JP (1) JPH0816534A (fr)
DE (1) DE19525013C2 (fr)
FR (1) FR2722017B1 (fr)
GB (1) GB2290891B (fr)

Families Citing this family (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6108641A (en) * 1994-01-03 2000-08-22 Merrill Lynch, Pierce, Fenner & Smith Integrated nested account financial system with medical savings subaccount
JPH07219913A (ja) * 1994-01-28 1995-08-18 Fujitsu Ltd マルチプロセッサシステムの制御方法及び装置
EP0764302B1 (fr) * 1994-06-10 1998-12-02 Texas Micro Inc. Systeme de memoire centrale et protocole de creation de points de reprise pour systeme informatique insensible aux defaillances
JP3447404B2 (ja) * 1994-12-08 2003-09-16 日本電気株式会社 マルチプロセッサシステム
US5765034A (en) * 1995-10-20 1998-06-09 International Business Machines Corporation Fencing system for standard interfaces for storage devices
JP3628777B2 (ja) * 1995-10-30 2005-03-16 株式会社日立製作所 外部記憶装置
US5828578A (en) * 1995-11-29 1998-10-27 S3 Incorporated Microprocessor with a large cache shared by redundant CPUs for increasing manufacturing yield
US5864657A (en) * 1995-11-29 1999-01-26 Texas Micro, Inc. Main memory system and checkpointing protocol for fault-tolerant computer system
JP3161319B2 (ja) * 1996-02-14 2001-04-25 日本電気株式会社 マルチプロセッサシステム
US6021511A (en) * 1996-02-29 2000-02-01 Matsushita Electric Industrial Co., Ltd. Processor
US5737515A (en) * 1996-06-27 1998-04-07 Sun Microsystems, Inc. Method and mechanism for guaranteeing timeliness of programs
KR980010717A (ko) * 1996-07-24 1998-04-30 김광호 정전기에 의한 시스템 오동작 방지방법
JP4226085B2 (ja) * 1996-10-31 2009-02-18 株式会社ルネサステクノロジ マイクロプロセッサ及びマルチプロセッサシステム
US6802062B1 (en) * 1997-04-01 2004-10-05 Hitachi, Ltd. System with virtual machine movable between virtual machine systems and control method
JP3183227B2 (ja) * 1997-08-26 2001-07-09 日本電気株式会社 冗長化起動方式
US5964838A (en) * 1997-09-30 1999-10-12 Tandem Computers Incorporated Method for sequential and consistent startup and/or reload of multiple processor nodes in a multiple node cluster
US6542926B2 (en) 1998-06-10 2003-04-01 Compaq Information Technologies Group, L.P. Software partitioned multi-processor system with flexible resource sharing levels
US6633916B2 (en) 1998-06-10 2003-10-14 Hewlett-Packard Development Company, L.P. Method and apparatus for virtual resource handling in a multi-processor computer system
US6260068B1 (en) 1998-06-10 2001-07-10 Compaq Computer Corporation Method and apparatus for migrating resources in a multi-processor computer system
US6332180B1 (en) 1998-06-10 2001-12-18 Compaq Information Technologies Group, L.P. Method and apparatus for communication in a multi-processor computer system
US6381682B2 (en) 1998-06-10 2002-04-30 Compaq Information Technologies Group, L.P. Method and apparatus for dynamically sharing memory in a multiprocessor system
US6199179B1 (en) * 1998-06-10 2001-03-06 Compaq Computer Corporation Method and apparatus for failure recovery in a multi-processor computer system
US6647508B2 (en) 1997-11-04 2003-11-11 Hewlett-Packard Development Company, L.P. Multiprocessor computer architecture with multiple operating system instances and software controlled resource allocation
US6216224B1 (en) * 1998-06-05 2001-04-10 Micron Technology Inc. Method for read only memory shadowing
US6330667B1 (en) 1998-06-05 2001-12-11 Micron Technology, Inc. System for read only memory shadowing circuit for copying a quantity of rom data to the ram prior to initialization of the computer system
US6085332A (en) * 1998-08-07 2000-07-04 Mylex Corporation Reset design for redundant raid controllers
US6393583B1 (en) 1998-10-29 2002-05-21 International Business Machines Corporation Method of performing checkpoint/restart of a parallel program
US6401216B1 (en) 1998-10-29 2002-06-04 International Business Machines Corporation System of performing checkpoint/restart of a parallel program
US6338147B1 (en) * 1998-10-29 2002-01-08 International Business Machines Corporation Program products for performing checkpoint/restart of a parallel program
US6701429B1 (en) 1998-12-03 2004-03-02 Telefonaktiebolaget Lm Ericsson(Publ) System and method of start-up in efficient way for multi-processor systems based on returned identification information read from pre-determined memory location
US6807643B2 (en) * 1998-12-29 2004-10-19 Intel Corporation Method and apparatus for providing diagnosis of a processor without an operating system boot
US6449729B1 (en) * 1999-02-12 2002-09-10 Compaq Information Technologies Group, L.P. Computer system for dynamically scaling busses during operation
US6282596B1 (en) 1999-03-25 2001-08-28 International Business Machines Corporation Method and system for hot-plugging a processor into a data processing system
US6601165B2 (en) * 1999-03-26 2003-07-29 Hewlett-Packard Company Apparatus and method for implementing fault resilient booting in a multi-processor system by using a flush command to control resetting of the processors and isolating failed processors
EP1072977B1 (fr) * 1999-07-28 2003-09-03 Motorola, Inc. Système et méthode pour l'initialisation d'un système d'ordinateur distribué
US7996843B2 (en) 1999-08-25 2011-08-09 Qnx Software Systems Gmbh & Co. Kg Symmetric multi-processor system
US6714996B1 (en) 1999-08-30 2004-03-30 Mitsubishi Denki Kabushiki Kaisha Programmable controller system and method for resetting programmable controller system
US6510529B1 (en) * 1999-09-15 2003-01-21 I-Bus Standby SBC backplate
JP4462697B2 (ja) 2000-01-31 2010-05-12 株式会社日立製作所 記憶制御装置
US6820213B1 (en) 2000-04-13 2004-11-16 Stratus Technologies Bermuda, Ltd. Fault-tolerant computer system with voter delay buffer
US6687851B1 (en) * 2000-04-13 2004-02-03 Stratus Technologies Bermuda Ltd. Method and system for upgrading fault-tolerant systems
US6752480B2 (en) * 2000-08-07 2004-06-22 Canon Kabushiki Kaisha Integrated-circuit apparatus and ink jet recording apparatus using the same
GB2366012B (en) * 2000-08-14 2002-08-14 Sun Microsystems Inc A computer system
US6950893B2 (en) * 2001-03-22 2005-09-27 I-Bus Corporation Hybrid switching architecture
EP1438807B1 (fr) * 2001-07-27 2006-09-13 Koninklijke Philips Electronics N.V. Liste restreinte de communications de gestionnaire en fonction de variables de contingence
US6996745B1 (en) 2001-09-27 2006-02-07 Sun Microsystems, Inc. Process for shutting down a CPU in a SMP configuration
US6912670B2 (en) * 2002-01-22 2005-06-28 International Business Machines Corporation Processor internal error handling in an SMP server
US20040059862A1 (en) * 2002-09-24 2004-03-25 I-Bus Corporation Method and apparatus for providing redundant bus control
US8805981B2 (en) * 2003-03-25 2014-08-12 Advanced Micro Devices, Inc. Computing system fabric and routing configuration and description
JP4315057B2 (ja) * 2004-06-02 2009-08-19 ソニー株式会社 情報処理装置および情報処理方法、並びに、プログラム
JP4353005B2 (ja) * 2004-06-29 2009-10-28 株式会社日立製作所 クラスタ構成コンピュータシステムの系切替方法
US7721291B2 (en) * 2004-10-15 2010-05-18 International Business Machines Corporation Apparatus, system, and method for automatically minimizing real-time task latency and maximizing non-real time task throughput
EP1860566A4 (fr) * 2005-03-18 2010-07-28 Fujitsu Ltd Systeme et procede de suppression d'unite centrale mettant en oeuvre un processeur de service
JP4569368B2 (ja) * 2005-04-26 2010-10-27 日本電気株式会社 計算機システム、メモリ初期化方法、および計算機システムのプログラム
EP1943580A2 (fr) * 2005-10-25 2008-07-16 Koninklijke Philips Electronics N.V. Agencement de traitement de donnees comportant une fonction de remise a zero
JP4653697B2 (ja) * 2006-05-29 2011-03-16 株式会社日立製作所 電力管理方法
JP4705886B2 (ja) * 2006-06-20 2011-06-22 株式会社日立製作所 回路基板の診断方法、回路基板およびｃｐｕユニット
US7933696B2 (en) * 2006-08-31 2011-04-26 GM Global Technology Operations LLC Distributed arithmetic logic unit security check
US8170693B2 (en) * 2006-09-15 2012-05-01 Production Resource Group, Llc Stage command autostop
JP5136550B2 (ja) * 2007-06-01 2013-02-06 富士通株式会社 情報処理装置及び情報処理装置の再構成方法
JP5063212B2 (ja) * 2007-06-25 2012-10-31 株式会社日立産機システム 複数コンポーネントシステム
US20090016355A1 (en) * 2007-07-13 2009-01-15 Moyes William A Communication network initialization using graph isomorphism
KR100913799B1 (ko) * 2007-09-04 2009-08-26 후지쯔 가부시끼가이샤 서비스 프로세서를 이용한 ｃｐｕ 축퇴 시스템 및 축퇴방법
US7971098B2 (en) * 2008-03-24 2011-06-28 Globalfoundries Inc. Bootstrap device and methods thereof
JP2010140361A (ja) * 2008-12-12 2010-06-24 Fujitsu Microelectronics Ltd コンピュータシステム及び異常検出回路
JP2012079176A (ja) * 2010-10-04 2012-04-19 Fujitsu Ltd 情報処理システムおよび起動制御方法
JP5541368B2 (ja) * 2010-11-15 2014-07-09 富士通株式会社 アクセス方法、およびマルチコアプロセッサシステム
US8930676B2 (en) * 2010-12-22 2015-01-06 Via Technologies, Inc. Master core discovering enabled cores in microprocessor comprising plural multi-core dies
JP5636276B2 (ja) * 2010-12-27 2014-12-03 ルネサスエレクトロニクス株式会社 半導体装置
EP2849005B1 (fr) * 2012-05-10 2019-08-07 Mitsubishi Electric Corporation Système redondant double de veille
JP2014121478A (ja) * 2012-12-21 2014-07-03 Toshiba Corp 超音波診断装置
JP6831716B2 (ja) 2017-03-01 2021-02-17 ルネサスエレクトロニクス株式会社 信号処理システム、装置、及びリセット制御方法
US10831606B2 (en) * 2018-09-19 2020-11-10 Hewlett Packard Enterprise Development Lp Automatic diagnostic mode to determine potential cause of boot problem
JP2020086538A (ja) * 2018-11-15 2020-06-04 株式会社日立製作所 計算機システム、及びデバイス管理方法
CN115827330A (zh) * 2023-02-13 2023-03-21 西安超越申泰信息科技有限公司 基于bmc实现的服务器自修复的方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4070704A (en) * 1976-05-17 1978-01-24 Honeywell Information Systems Inc. Automatic reconfiguration apparatus for input/output processor
US4333142A (en) * 1977-07-22 1982-06-01 Chesley Gilman D Self-configurable computer and memory system
US4191996A (en) * 1977-07-22 1980-03-04 Chesley Gilman D Self-configurable computer and memory system
US4205374A (en) * 1978-10-19 1980-05-27 International Business Machines Corporation Method and means for CPU recovery of non-logged data from a storage subsystem subject to selective resets
JPS589488A (ja) * 1981-07-09 1983-01-19 Pioneer Electronic Corp 複数の中央演算処理装置を有するシステムの中央演算処理装置の復帰機構
US4521847A (en) * 1982-09-21 1985-06-04 Xerox Corporation Control system job recovery after a malfunction
US4660141A (en) * 1983-12-06 1987-04-21 Tri Sigma Corporation Self configuring computer network with automatic bus exchange of module identification numbers and processor assigned module numbers
US4757442A (en) * 1985-06-17 1988-07-12 Nec Corporation Re-synchronization system using common memory bus to transfer restart data from non-faulty processor to failed processor
US5274797A (en) * 1986-05-30 1993-12-28 Bull Hn Information Systems Inc. Multiprocessor system with centralized initialization, testing and monitoring of the system and providing centralized timing
JPH07120292B2 (ja) * 1989-06-19 1995-12-20 日本電気株式会社 情報処理システム
US5319770A (en) * 1989-10-03 1994-06-07 International Business Machines Corporation Data processing method and apparatus for verifying adapter description file choices
AU6894491A (en) * 1989-11-27 1991-06-26 Olin Corporation Method and apparatus for providing backup process control
DE69021712T2 (de) * 1990-02-08 1996-04-18 Ibm Wiederanlaufkennzeichnungsmechanismus für fehlertolerierende Systeme.
JP2760363B2 (ja) * 1990-11-14 1998-05-28 株式会社ピーエフユー 初期化処理装置
JP3461825B2 (ja) * 1991-06-26 2003-10-27 三星電子株式会社 マルチプロセッサ分散型初期化および自己テストシステム
US5333285A (en) * 1991-11-21 1994-07-26 International Business Machines Corporation System crash detect and automatic reset mechanism for processor cards
US5408647A (en) * 1992-10-02 1995-04-18 Compaq Computer Corporation Automatic logical CPU assignment of physical CPUs
US5327435A (en) * 1992-11-13 1994-07-05 Digital Equipment Corporation Method for testing a processor module in a computer system

Also Published As

Publication number Publication date
DE19525013C2 (de) 1997-07-10
GB2290891A (en) 1996-01-10
GB2290891B (en) 1999-02-17
FR2722017A1 (fr) 1996-01-05
GB9413089D0 (en) 1994-08-17
DE19525013A1 (de) 1996-01-04
JPH0816534A (ja) 1996-01-19
US5583987A (en) 1996-12-10

Similar Documents

Publication Publication Date Title
FR2722017B1 (fr) Systeme multiprocesseur
US6321289B1 (en) Apparatus for automatically notifying operating system level applications of the occurrence of system management events
JP2533192B2 (ja) マルチプロセッサシステムにおけるパワ―オンリセット回路
AU5441494A (en) Automatic logical cpu assignment of physical cpus
US6463492B1 (en) Technique to automatically notify an operating system level application of a system management event
CN1357835A (zh) 计算机系统意外停机的检测与处理的方法及装置
US5652837A (en) Mechanism for screening commands issued over a communications bus for selective execution by a processor
JPH0561572A (ja) デイジタル・コンピユータの外部電源瞬断対処装置
JPS5850030A (ja) 電子計算機システムの電源制御装置
JP2659067B2 (ja) マイクロコンピュータのリセット回路
JP2592525B2 (ja) 共通バスシステムの異常検出回路
JPS6389941A (ja) マイクロプロセツサ応用機器の監視制御装置
JPH0426914Y2 (fr)
JPH01245322A (ja) マイクロプロセッサの停電制御回路
CN117075705A (zh) 一种避免bmc掉电后异常工作的方法、装置及系统
JPH04303242A (ja) システム電源投入装置
JP2774595B2 (ja) Ｃｐｕシステムの動作監視装置
JPS5983201A (ja) 瞬断処理方式
JPS60254338A (ja) マルチプロセツサの異常検出方式
JPH03288205A (ja) プログラマブルコントローラシステム
JPH0748198B2 (ja) マルチプロセッサシステム
JPH02281344A (ja) プログラム走行監視方式
JPH0346980A (ja) エレベータの伝送装置
JPH03269609A (ja) イニシャライズ装置
JPS60189037A (ja) プログラマブルコントロ−ラの特殊ユニツト

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20061130