ATE153488T1 - Elektronisches gerät für die parallele korrektur von geschützten datenströmen mit fehlererkennung durch zyklisch redundante prüfung - Google Patents

Elektronisches gerät für die parallele korrektur von geschützten datenströmen mit fehlererkennung durch zyklisch redundante prüfung

Info

Publication number
ATE153488T1
ATE153488T1 AT91105498T AT91105498T ATE153488T1 AT E153488 T1 ATE153488 T1 AT E153488T1 AT 91105498 T AT91105498 T AT 91105498T AT 91105498 T AT91105498 T AT 91105498T AT E153488 T1 ATE153488 T1 AT E153488T1
Authority
AT
Austria
Prior art keywords
syndrome
error detection
correction
electronic device
data stream
Prior art date
Application number
AT91105498T
Other languages
English (en)
Inventor
Sergio Salvitti
Original Assignee
Alcatel Italia
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Italia filed Critical Alcatel Italia
Application granted granted Critical
Publication of ATE153488T1 publication Critical patent/ATE153488T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H03M13/091—Parallel or block-wise CRC computation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Detection And Correction Of Errors (AREA)
AT91105498T 1990-04-13 1991-04-08 Elektronisches gerät für die parallele korrektur von geschützten datenströmen mit fehlererkennung durch zyklisch redundante prüfung ATE153488T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT20039A IT1240298B (it) 1990-04-13 1990-04-13 Dispositivo elettronico per la correzione parallela di stringhe dati protette col rilevamento degli errori mediante codice ciclico

Publications (1)

Publication Number Publication Date
ATE153488T1 true ATE153488T1 (de) 1997-06-15

Family

ID=11163331

Family Applications (1)

Application Number Title Priority Date Filing Date
AT91105498T ATE153488T1 (de) 1990-04-13 1991-04-08 Elektronisches gerät für die parallele korrektur von geschützten datenströmen mit fehlererkennung durch zyklisch redundante prüfung

Country Status (5)

Country Link
EP (1) EP0455992B1 (de)
AT (1) ATE153488T1 (de)
DE (1) DE69126167T2 (de)
ES (1) ES2103754T3 (de)
IT (1) IT1240298B (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2068105B1 (es) * 1992-11-30 1995-11-01 Alcatel Standard Electrica Metodo y dispositivo de deteccion y correccion de errores en cabeceras de celulas atm.
KR0147150B1 (ko) * 1995-06-29 1998-09-15 김주용 디코더를 이용한 순환 리던던시 체크 오류 검출 및 정정 장치

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3859630A (en) * 1973-01-29 1975-01-07 Burroughs Corp Apparatus for detecting and correcting errors in digital information organized into a parallel format by use of cyclic polynomial error detecting and correcting codes
US4498174A (en) * 1982-08-25 1985-02-05 Ael Microtel Limited Parallel cyclic redundancy checking circuit
US4665523A (en) * 1984-02-15 1987-05-12 Stanford University Method and means for error detection and correction in high speed data transmission codes
US4868828A (en) * 1987-10-05 1989-09-19 California Institute Of Technology Architecture for time or transform domain decoding of reed-solomon codes

Also Published As

Publication number Publication date
EP0455992B1 (de) 1997-05-21
EP0455992A2 (de) 1991-11-13
EP0455992A3 (en) 1993-01-13
IT1240298B (it) 1993-12-07
IT9020039A0 (it) 1990-04-13
IT9020039A1 (it) 1991-10-13
DE69126167T2 (de) 1997-12-04
ES2103754T3 (es) 1997-10-01
DE69126167D1 (de) 1997-06-26

Similar Documents

Publication Publication Date Title
ATE153488T1 (de) Elektronisches gerät für die parallele korrektur von geschützten datenströmen mit fehlererkennung durch zyklisch redundante prüfung
EP0325727A3 (de) Fehlererkennungsschaltung
RU2022341C1 (ru) Устройство для исправления ошибок в корректирующей системе счисления
CA2047911A1 (en) Circuit arrangement for an indicator device having a matrix composed of bistable matrix points
SU1462306A1 (ru) S-й сумматор
SU1275449A1 (ru) Устройство дл контрол параллельного кода на четность
RU2023347C1 (ru) Преобразователь кодов
SU920728A1 (ru) Устройство переменного приоритета
RU2081770C1 (ru) Устройство для передачи информации с локомотива
JPH0897365A (ja) 半導体集積回路装置
RU1817248C (ru) Устройство дл исправлени ошибок 2-кодов Фибоначчи
KR970004947A (ko) 리모콘의 오동작을 방지하기 위한 방법
SU765800A1 (ru) Сигнализатор неравенства параллельных импульсных кодов
RU2050691C1 (ru) Устройство для дешифрации фибоначчиевых p-кодов
KR100201839B1 (ko) 병렬 순회 리던던시 코드 인코더 및 디코더
SU1087989A1 (ru) Функциональный преобразователь число-импульсного кода
JPS5725048A (en) Memory error check and control system
SU919133A2 (ru) Устройство контрол поэлементной синхронизации
JPS5757346A (en) Checking system of error correcting circuit
SU590732A1 (ru) Параллельный двоично-дес тичный квадратор
SU1756892A1 (ru) Устройство дл обнаружени ошибок в регистре сдвига
SU1332315A2 (ru) Устройство дл вычислени функции А @
SU1136168A1 (ru) Устройство дл контрол информации по модулю два
SU687612A1 (ru) Устройство дл исправлени и обнаружени ошибок
SU1621199A1 (ru) Мажоритарно-резервированное устройство