ATE173345T1 - Verfahren und system zur zuteilung mehrerer befehle in einem superskalaren prozessorsystem in einem einzigen zyklus - Google Patents

Verfahren und system zur zuteilung mehrerer befehle in einem superskalaren prozessorsystem in einem einzigen zyklus

Info

Publication number
ATE173345T1
ATE173345T1 AT93120943T AT93120943T ATE173345T1 AT E173345 T1 ATE173345 T1 AT E173345T1 AT 93120943 T AT93120943 T AT 93120943T AT 93120943 T AT93120943 T AT 93120943T AT E173345 T1 ATE173345 T1 AT E173345T1
Authority
AT
Austria
Prior art keywords
instruction
single cycle
dispatched
general purpose
multiple instructions
Prior art date
Application number
AT93120943T
Other languages
English (en)
Inventor
James A Kahle
Chin-Cheng Kau
David S Levitan
Aubrey D Ogden
Ali A Poursepanj
Tu Paul Kang-Guo
Donald E Waldecker
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE173345T1 publication Critical patent/ATE173345T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G06F9/384—Register renaming

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
AT93120943T 1993-01-08 1993-12-27 Verfahren und system zur zuteilung mehrerer befehle in einem superskalaren prozessorsystem in einem einzigen zyklus ATE173345T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/001,864 US5465373A (en) 1993-01-08 1993-01-08 Method and system for single cycle dispatch of multiple instructions in a superscalar processor system

Publications (1)

Publication Number Publication Date
ATE173345T1 true ATE173345T1 (de) 1998-11-15

Family

ID=21698175

Family Applications (1)

Application Number Title Priority Date Filing Date
AT93120943T ATE173345T1 (de) 1993-01-08 1993-12-27 Verfahren und system zur zuteilung mehrerer befehle in einem superskalaren prozessorsystem in einem einzigen zyklus

Country Status (8)

Country Link
US (1) US5465373A (de)
EP (1) EP0605875B1 (de)
JP (1) JP2793488B2 (de)
KR (1) KR0122529B1 (de)
CN (2) CN1045024C (de)
AT (1) ATE173345T1 (de)
CA (1) CA2107304C (de)
DE (1) DE69322064T2 (de)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW242673B (de) * 1993-08-18 1995-03-11 Ibm
US5903772A (en) * 1993-10-29 1999-05-11 Advanced Micro Devices, Inc. Plural operand buses of intermediate widths coupling to narrower width integer and wider width floating point superscalar processing core
EP0651320B1 (de) 1993-10-29 2001-05-23 Advanced Micro Devices, Inc. Superskalarbefehlsdekoder
DE69429061T2 (de) * 1993-10-29 2002-07-18 Advanced Micro Devices, Inc. Superskalarmikroprozessoren
US5642513A (en) * 1994-01-19 1997-06-24 Eastman Kodak Company Method and apparatus for multiple autorouter rule language
US5546554A (en) * 1994-02-02 1996-08-13 Sun Microsystems, Inc. Apparatus for dynamic register management in a floating point unit
US5581717A (en) * 1994-03-01 1996-12-03 Intel Corporation Decoding circuit and method providing immediate data for a micro-operation issued from a decoder
US5559975A (en) * 1994-06-01 1996-09-24 Advanced Micro Devices, Inc. Program counter update mechanism
US5758176A (en) * 1994-09-28 1998-05-26 International Business Machines Corporation Method and system for providing a single-instruction, multiple-data execution unit for performing single-instruction, multiple-data operations within a superscalar data processing system
FR2731094B1 (fr) * 1995-02-23 1997-04-30 Dufal Frederic Procede et dispositif de commande simultanee des etats de controle des unites d'execution d'un processeur programmable
US5678016A (en) * 1995-08-08 1997-10-14 International Business Machines Corporation Processor and method for managing execution of an instruction which determine subsequent to dispatch if an instruction is subject to serialization
US5796974A (en) * 1995-11-07 1998-08-18 Advanced Micro Devices, Inc. Microcode patching apparatus and method
US6088783A (en) * 1996-02-16 2000-07-11 Morton; Steven G DPS having a plurality of like processors controlled in parallel by an instruction word, and a control processor also controlled by the instruction word
US5822606A (en) * 1996-01-11 1998-10-13 Morton; Steven G. DSP having a plurality of like processors controlled in parallel by an instruction word, and a control processor also controlled by the instruction word
US6317819B1 (en) 1996-01-11 2001-11-13 Steven G. Morton Digital signal processor containing scalar processor and a plurality of vector processors operating from a single instruction
US5940785A (en) * 1996-04-29 1999-08-17 International Business Machines Corporation Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit
US5798918A (en) * 1996-04-29 1998-08-25 International Business Machines Corporation Performance-temperature optimization by modulating the switching factor of a circuit
US6006320A (en) * 1996-07-01 1999-12-21 Sun Microsystems, Inc. Processor architecture with independent OS resources
US5848257A (en) * 1996-09-20 1998-12-08 Bay Networks, Inc. Method and apparatus for multitasking in a computer system
US5870616A (en) * 1996-10-04 1999-02-09 International Business Machines Corporation System and method for reducing power consumption in an electronic circuit
US5805907A (en) * 1996-10-04 1998-09-08 International Business Machines Corporation System and method for reducing power consumption in an electronic circuit
US5870577A (en) * 1996-11-27 1999-02-09 International Business Machines, Corp. System and method for dispatching two instructions to the same execution unit in a single cycle
US5805916A (en) * 1996-11-27 1998-09-08 International Business Machines Corporation Method and apparatus for dynamic allocation of registers for intermediate floating-point results
US5913054A (en) * 1996-12-16 1999-06-15 International Business Machines Corporation Method and system for processing a multiple-register instruction that permit multiple data words to be written in a single processor cycle
US5838941A (en) * 1996-12-30 1998-11-17 Intel Corporation Out-of-order superscalar microprocessor with a renaming device that maps instructions from memory to registers
US5765017A (en) * 1997-01-13 1998-06-09 International Business Machines Corporation Method and system in a data processing system for efficient management of an indication of a status of each of multiple registers
US5974538A (en) * 1997-02-21 1999-10-26 Wilmot, Ii; Richard Byron Method and apparatus for annotating operands in a computer system with source instruction identifiers
US6370637B1 (en) * 1999-08-05 2002-04-09 Advanced Micro Devices, Inc. Optimized allocation of multi-pipeline executable and specific pipeline executable instructions to execution pipelines based on criteria
US6791564B1 (en) 2000-05-05 2004-09-14 Ipfirst, Llc Mechanism for clipping RGB value during integer transfer
US20020124157A1 (en) * 2001-03-01 2002-09-05 International Business Machines Corporation Method and apparatus for fast operand access stage in a CPU design using a cache-like structure
GB2423604B (en) * 2005-02-25 2007-11-21 Clearspeed Technology Plc Microprocessor architectures
US20060206732A1 (en) * 2005-03-14 2006-09-14 Sony Computer Entertainment Inc. Methods and apparatus for improving processing performance using instruction dependency check depth
US9122487B2 (en) * 2009-06-23 2015-09-01 Oracle America, Inc. System and method for balancing instruction loads between multiple execution units using assignment history
CN102540973B (zh) * 2010-12-09 2013-06-26 中国科学院沈阳计算技术研究所有限公司 一种用于数控系统的命令多发机制的实现方法
US10089277B2 (en) 2011-06-24 2018-10-02 Robert Keith Mykland Configurable circuit array
US9633160B2 (en) * 2012-06-11 2017-04-25 Robert Keith Mykland Method of placement and routing in a reconfiguration of a dynamically reconfigurable processor
US9304770B2 (en) 2011-11-21 2016-04-05 Robert Keith Mykland Method and system adapted for converting software constructs into resources for implementation by a dynamically reconfigurable processor

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4594660A (en) * 1982-10-13 1986-06-10 Honeywell Information Systems Inc. Collector
JPH0769818B2 (ja) * 1984-10-31 1995-07-31 株式会社日立製作所 デ−タ処理装置
JPH0754461B2 (ja) * 1985-02-08 1995-06-07 株式会社日立製作所 情報処理装置
JPH0762823B2 (ja) * 1985-05-22 1995-07-05 株式会社日立製作所 デ−タ処理装置
US5276819A (en) * 1987-05-01 1994-01-04 Hewlett-Packard Company Horizontal computer having register multiconnect for operand address generation during execution of iterations of a loop of program code
US5067069A (en) * 1989-02-03 1991-11-19 Digital Equipment Corporation Control of multiple functional units with parallel operation in a microcoded execution unit
US5075844A (en) * 1989-05-24 1991-12-24 Tandem Computers Incorporated Paired instruction processor precise exception handling mechanism
US5197137A (en) * 1989-07-28 1993-03-23 International Business Machines Corporation Computer architecture for the concurrent execution of sequential programs
US5345569A (en) * 1991-09-20 1994-09-06 Advanced Micro Devices, Inc. Apparatus and method for resolving dependencies among a plurality of instructions within a storage device
JP3730252B2 (ja) * 1992-03-31 2005-12-21 トランスメタ コーポレイション レジスタ名称変更方法及び名称変更システム

Also Published As

Publication number Publication date
DE69322064D1 (de) 1998-12-17
CA2107304C (en) 1999-06-22
KR0122529B1 (ko) 1997-11-20
KR940018742A (ko) 1994-08-18
CN1128401C (zh) 2003-11-19
JPH06236273A (ja) 1994-08-23
CN1221913A (zh) 1999-07-07
DE69322064T2 (de) 1999-07-01
US5465373A (en) 1995-11-07
CN1045024C (zh) 1999-09-08
CA2107304A1 (en) 1994-07-09
EP0605875B1 (de) 1998-11-11
CN1092882A (zh) 1994-09-28
EP0605875A1 (de) 1994-07-13
JP2793488B2 (ja) 1998-09-03

Similar Documents

Publication Publication Date Title
ATE173345T1 (de) Verfahren und system zur zuteilung mehrerer befehle in einem superskalaren prozessorsystem in einem einzigen zyklus
ATE182013T1 (de) Verfahren und system zur befehlszuteilung in einem superskalaren prozessorsystem mit unabhängig zugänglichem zwischenspeicher
DE69321929D1 (de) Verfahren und System um einen unabhängige Zugriff auf Zwischenspeicherpuffern in einem superskalaren Prozessorsystem zu gewährleisten.
EP1338957A3 (de) Superskalare Rechnerarchitektur mit Softwareplanung
EP0762270B1 (de) Mikroprozessor mit Lade-/Speicheroperation zu/von mehreren Registern
JP2918631B2 (ja) デコーダ
DE69719235D1 (de) Prozessor und Verfahren zur spekulativen Ausführung von bedingten Verzweigungsbefehlen unter Verwendung einer von mehreren Verzweigungsvorhersageverfahren
EP2241968A3 (de) System mit breiter Operandenarchitektur und Verfahren
DE69638299D1 (de) Verfahren und Vorrichtung zur Änderung der Namen von Registern
KR960001989A (ko) 데이타 프로세서
EP0782071A3 (de) Datenprozessor
ATE213073T1 (de) Datenprozessor für operanden mit variabler breite
EP0727735A3 (de) Verfahren und Vorrichtung zum Koordinieren der Benutzung von physikalischen Registern in einem Mikroprozessor
EP0401992A3 (de) Verfahren und Gerät zur Beschleunigung von Verzweigungsbefehlen
ATE225958T1 (de) Superskalarer prozessor mit mehreren registerblöcken und erzeugung von spekulativen antwortadressen
KR960018961A (ko) 프로세서 아키텍춰에서의 분산제어 장치 및 방법
ATE161640T1 (de) Verfahren zur vorverarbeitung mehrerer befehle
TW260765B (de)
ATE174699T1 (de) Verarbeitungssystem und -verfahren
DE69636268D1 (de) Informationsverarbeitungsgerät zur Datenübertragung zu/von mehreren Registern durch Kurzwortbefehle
EP0331191A3 (de) Informationsverarbeitungssystem das geeignet ist, eine vorzeitige Ausführung durchzuführen
EP0962857A3 (de) Verteilte Logik zur Befehlsvollendung
KR970016946A (ko) 순서외의 다중 인스트럭션 완료 지원 방법 및 수퍼스칼라 마이크로프로세서
EP0877317A3 (de) Prozessor mit mehreren Gegenflusspipelines und Mehrfachbefehlsausgabe
JPS6361330A (ja) マイクロプログラム制御装置

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties