ATE180338T1 - Verfahren und system zur adressierung eines sehr grossen speichers - Google Patents

Verfahren und system zur adressierung eines sehr grossen speichers

Info

Publication number
ATE180338T1
ATE180338T1 AT92114631T AT92114631T ATE180338T1 AT E180338 T1 ATE180338 T1 AT E180338T1 AT 92114631 T AT92114631 T AT 92114631T AT 92114631 T AT92114631 T AT 92114631T AT E180338 T1 ATE180338 T1 AT E180338T1
Authority
AT
Austria
Prior art keywords
exr
field
address
program
real
Prior art date
Application number
AT92114631T
Other languages
English (en)
Inventor
Richard Irwin Baum
Brent Allen Carlson
Moon Ju Kim
Michael Gerard Mall
Casper Anthony Scalzi
Bhaskar Sinha
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE180338T1 publication Critical patent/ATE180338T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/342—Extension of operand address space
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20—Employing a main memory using a specific memory technology
    • G06F2212/206—Memory mapped I/O

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Shift Register Type Memory (AREA)
AT92114631T 1991-09-04 1992-08-27 Verfahren und system zur adressierung eines sehr grossen speichers ATE180338T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/754,810 US5423013A (en) 1991-09-04 1991-09-04 System for addressing a very large memory with real or virtual addresses using address mode registers

Publications (1)

Publication Number Publication Date
ATE180338T1 true ATE180338T1 (de) 1999-06-15

Family

ID=25036442

Family Applications (1)

Application Number Title Priority Date Filing Date
AT92114631T ATE180338T1 (de) 1991-09-04 1992-08-27 Verfahren und system zur adressierung eines sehr grossen speichers

Country Status (7)

Country Link
US (1) US5423013A (de)
EP (1) EP0530682B1 (de)
JP (1) JPH0831060B2 (de)
AT (1) ATE180338T1 (de)
CA (1) CA2075305C (de)
DE (1) DE69229203T2 (de)
MX (1) MX9205088A (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5680598A (en) * 1995-03-31 1997-10-21 International Business Machines Corporation Millicode extended memory addressing using operand access control register to control extended address concatenation
US5796974A (en) * 1995-11-07 1998-08-18 Advanced Micro Devices, Inc. Microcode patching apparatus and method
US5961580A (en) * 1996-02-20 1999-10-05 Advanced Micro Devices, Inc. Apparatus and method for efficiently calculating a linear address in a microprocessor
US6085302A (en) * 1996-04-17 2000-07-04 Advanced Micro Devices, Inc. Microprocessor having address generation units for efficient generation of memory operation addresses
US5835968A (en) * 1996-04-17 1998-11-10 Advanced Micro Devices, Inc. Apparatus for providing memory and register operands concurrently to functional units
US5940868A (en) * 1997-07-18 1999-08-17 Digital Equipment Corporation Large memory allocation method and apparatus
US6289432B1 (en) 1998-03-25 2001-09-11 International Business Machines Corporation Sharing segments of storage by enabling the sharing of page tables
US6349380B1 (en) * 1999-03-12 2002-02-19 Intel Corporation Linear address extension and mapping to physical memory using 4 and 8 byte page table entries in a 32-bit microprocessor
EP1045007B1 (de) * 1999-04-15 2004-07-21 Elf Atochem S.A. Thermoplastische Harzzusammensetzungen mit einer dispergierten starren Phase
US6779049B2 (en) * 2000-12-14 2004-08-17 International Business Machines Corporation Symmetric multi-processing system with attached processing units being able to access a shared memory without being structurally configured with an address translation mechanism
FR2831289B1 (fr) * 2001-10-19 2004-01-23 St Microelectronics Sa Microprocesseur disposant d'un espace adressable etendu
US6898677B2 (en) * 2002-12-05 2005-05-24 International Business Machines Corporation Dynamic software accessibility to a microprocessor system with a high speed memory cloner
US8423682B2 (en) * 2005-12-30 2013-04-16 Intel Corporation Address space emulation
JP5142819B2 (ja) * 2008-05-21 2013-02-13 株式会社日立製作所 仮想計算機システム
US20090300030A1 (en) * 2008-05-30 2009-12-03 Microsoft Corporation Large capacity data processing models

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3657705A (en) * 1969-11-12 1972-04-18 Honeywell Inc Instruction translation control with extended address prefix decoding
US4042911A (en) * 1976-04-30 1977-08-16 International Business Machines Corporation Outer and asynchronous storage extension system
US4096568A (en) * 1976-09-24 1978-06-20 Sperry Rand Corporation Virtual address translator
JPS5416939A (en) * 1977-07-08 1979-02-07 Hitachi Ltd Address conversion system
JPS5464933A (en) * 1977-11-01 1979-05-25 Panafacom Ltd Main storage extension system
US4223381A (en) * 1978-06-30 1980-09-16 Harris Corporation Lookahead memory address control system
NL7807314A (nl) * 1978-07-06 1980-01-08 Philips Nv Inrichting voor het vergroten van de lengte van een logisch computeradres.
US4355355A (en) * 1980-03-19 1982-10-19 International Business Machines Corp. Address generating mechanism for multiple virtual spaces
JPS5981742A (ja) * 1982-11-01 1984-05-11 Nippon Telegr & Teleph Corp <Ntt> アドレス拡張方式
US4564903A (en) * 1983-10-05 1986-01-14 International Business Machines Corporation Partitioned multiprocessor programming system
JPS6097435A (ja) * 1983-11-02 1985-05-31 Hitachi Ltd 演算処理装置
US4758951A (en) * 1985-04-09 1988-07-19 Tektronix, Inc. Method for translating virtual addresses into real addresses
US4825358A (en) * 1985-04-10 1989-04-25 Microsoft Corporation Method and operating system for executing programs in a multi-mode microprocessor
US4868740A (en) * 1986-06-04 1989-09-19 Hitachi, Ltd. System for processing data with multiple virtual address and data word lengths
US5023773A (en) * 1988-02-10 1991-06-11 International Business Machines Corporation Authorization for selective program access to data in multiple address spaces
US4979098A (en) * 1988-02-10 1990-12-18 International Business Machines Corporation Multiple address space token designation, protection controls, designation translation and lookaside

Also Published As

Publication number Publication date
DE69229203D1 (de) 1999-06-24
JPH05210570A (ja) 1993-08-20
CA2075305C (en) 1998-09-29
DE69229203T2 (de) 1999-12-09
EP0530682B1 (de) 1999-05-19
US5423013A (en) 1995-06-06
CA2075305A1 (en) 1993-03-05
MX9205088A (es) 1993-03-01
EP0530682A1 (de) 1993-03-10
JPH0831060B2 (ja) 1996-03-27

Similar Documents

Publication Publication Date Title
DE69229203D1 (de) Verfahren und System zur Adressierung eines sehr grossen Speichers
US5426751A (en) Information processing apparatus with address extension function
US6339816B1 (en) Method for improving controllability in data processing system with address translation
DE60023002T2 (de) Erweiterung und abbildung auf physikalischem speicher von linearen adressen unter verwendung von 4 und 8 byte seitentabelleneinträgen in einem 32-bit mikroprozessor
US5574877A (en) TLB with two physical pages per virtual tag
JP3936378B2 (ja) アドレス変換装置
US5802604A (en) Method for addressing page tables in virtual memory
US5617554A (en) Physical address size selection and page size selection in an address translator
US6430670B1 (en) Apparatus and method for a virtual hashed page table
US5075848A (en) Object lifetime control in an object-oriented memory protection mechanism
US20050010739A1 (en) System and method for identifying TLB entries associated with a physical address of a specified range
EP2118753B1 (de) Adressenübersetzungsverfahren und -vorrichtung
US6026467A (en) Content-addressable memory implemented with a memory management unit
EP0543991B1 (de) Simulierte cachespeicher-assoziativität
CN113574512B (zh) 页表结构
US6418522B1 (en) Translation lookaside buffer for virtual memory systems
EP1182569B8 (de) TLB-Ver- und Entriegelungsoperation
JPH07262092A (ja) 仮想メモリ管理システム、変換索引バッファ管理方法、及び変換索引バッファパージオーバーヘッド最小化方法
DE69231611D1 (de) Verfahren zu grosser logischer Adressierung
US6079004A (en) Method of indexing a TLB using a routing code in a virtual address
CA1262287A (en) Explicit instructions for control of translation lookaside buffers
DE69127056T2 (de) Verfahren zum Betreiben einer virtuellen Speicheranordnung
US8356158B2 (en) Mini-translation lookaside buffer for use in memory translation
CA1319448C (en) Page tables in virtual memory
US5555394A (en) Data processor with the ability of fast partial clearing of buffer memory

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties