ATE186788T1 - Schaltkreis zur multiplikation im galois-feld, schaltkreis zur syndromberechnung und schaltkreis zur ausführung einer chien search - Google Patents
Schaltkreis zur multiplikation im galois-feld, schaltkreis zur syndromberechnung und schaltkreis zur ausführung einer chien searchInfo
- Publication number
- ATE186788T1 ATE186788T1 AT97901129T AT97901129T ATE186788T1 AT E186788 T1 ATE186788 T1 AT E186788T1 AT 97901129 T AT97901129 T AT 97901129T AT 97901129 T AT97901129 T AT 97901129T AT E186788 T1 ATE186788 T1 AT E186788T1
- Authority
- AT
- Austria
- Prior art keywords
- circuit
- base
- ordinates
- multiplication
- dual
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Computational Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Algebra (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9600797A FR2743909B1 (fr) | 1996-01-24 | 1996-01-24 | Circuit multiplieur sur un corps de galois et applications d'un tel circuit dans un decodeur correcteur d'erreurs |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE186788T1 true ATE186788T1 (de) | 1999-12-15 |
Family
ID=9488415
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT97901129T ATE186788T1 (de) | 1996-01-24 | 1997-01-21 | Schaltkreis zur multiplikation im galois-feld, schaltkreis zur syndromberechnung und schaltkreis zur ausführung einer chien search |
Country Status (8)
| Country | Link |
|---|---|
| EP (1) | EP0876645B1 (de) |
| JP (1) | JP2000504158A (de) |
| AT (1) | ATE186788T1 (de) |
| AU (1) | AU1448397A (de) |
| CA (1) | CA2244975A1 (de) |
| DE (1) | DE69700806D1 (de) |
| FR (1) | FR2743909B1 (de) |
| WO (1) | WO1997027535A1 (de) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2231823C2 (ru) * | 2002-08-20 | 2004-06-27 | Российский государственный открытый технический университет путей сообщения | Устройство для контроля позиционных сумматоров по модулю |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4875211A (en) * | 1986-12-10 | 1989-10-17 | Matsushita Electric Industrial Co., Ltd. | Galois field arithmetic logic unit |
-
1996
- 1996-01-24 FR FR9600797A patent/FR2743909B1/fr not_active Expired - Fee Related
-
1997
- 1997-01-21 AT AT97901129T patent/ATE186788T1/de not_active IP Right Cessation
- 1997-01-21 JP JP9526595A patent/JP2000504158A/ja active Pending
- 1997-01-21 AU AU14483/97A patent/AU1448397A/en not_active Abandoned
- 1997-01-21 WO PCT/FR1997/000111 patent/WO1997027535A1/fr not_active Ceased
- 1997-01-21 EP EP97901129A patent/EP0876645B1/de not_active Expired - Lifetime
- 1997-01-21 CA CA002244975A patent/CA2244975A1/fr not_active Abandoned
- 1997-01-21 DE DE69700806T patent/DE69700806D1/de not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| FR2743909A1 (fr) | 1997-07-25 |
| FR2743909B1 (fr) | 1998-04-10 |
| CA2244975A1 (fr) | 1997-07-31 |
| JP2000504158A (ja) | 2000-04-04 |
| WO1997027535A1 (fr) | 1997-07-31 |
| EP0876645B1 (de) | 1999-11-17 |
| EP0876645A1 (de) | 1998-11-11 |
| AU1448397A (en) | 1997-08-20 |
| DE69700806D1 (de) | 1999-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE60237108D1 (de) | Galoisfeld-multiplikation/multiplikation-addition/multiplikation-akkumulierung | |
| ATE357016T1 (de) | Verfahren und vorrichtung zum modularen multiplizieren und rechenwerk zum modularen multiplizieren | |
| DE60235570D1 (de) | Galoisfeld-multiplizierersystem | |
| WO2002048873A3 (en) | Exception handling in a pipelined processor | |
| DE60333378D1 (de) | Kompakte galoisfeld-multiplikationsvorrichtung | |
| TW200504583A (en) | Combined polynomial and natural multiplier architecture | |
| EP0933877A3 (de) | Multidimensioneller Galois Feld Multiplizierer | |
| Elia et al. | Low complexity bit-parallel multipliers for GF (2m) with generator polynomial xm+ xk+ 1 | |
| ATE316668T1 (de) | Fliessbandkern in einem montgomery-multiplizierer | |
| DE69700806D1 (de) | Schaltkreis zur multiplikation im galois-feld, schaltkreis zur syndromberechnung und schaltkreis zur ausführung einer chien search | |
| US5964826A (en) | Division circuits based on power-sum circuit for finite field GF(2m) | |
| Goel et al. | Novel architecture for area and delay efficient vedic multiplier | |
| Wires et al. | FPGA resource reduction through truncated multiplication | |
| JPS5672739A (en) | High-speed multiplying circuit | |
| US4878193A (en) | Method and apparatus for accelerated addition of sliced addends | |
| JPS5674762A (en) | Memory unit | |
| JPS553066A (en) | Composite multiplier | |
| JPS57750A (en) | Decimal arithmetic system | |
| Han | A Study on the Construction of Parallel Multiplier over GF2 m | |
| JPS55138146A (en) | Code conversion system | |
| JPS57178544A (en) | Multiplication system | |
| Akshata et al. | Design of HIgh Speed FFT Using Vedic Mathematics | |
| Khan et al. | Implementation of an efficient floating point multiplier using Karatsuba and Urdhva-Tiryagbhyam algorithm | |
| Kim et al. | A fast-serial finite field multiplier without increasing the number of registers | |
| JPS5559563A (en) | Error detector |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |