ATE193386T1 - Prozessorschaltung mit einem ersten prozessor und system mit der prozessorschaltung und einem zweiten prozessor - Google Patents

Prozessorschaltung mit einem ersten prozessor und system mit der prozessorschaltung und einem zweiten prozessor

Info

Publication number
ATE193386T1
ATE193386T1 AT94201639T AT94201639T ATE193386T1 AT E193386 T1 ATE193386 T1 AT E193386T1 AT 94201639 T AT94201639 T AT 94201639T AT 94201639 T AT94201639 T AT 94201639T AT E193386 T1 ATE193386 T1 AT E193386T1
Authority
AT
Austria
Prior art keywords
processor
circuit
receiving
transmitting circuit
commands
Prior art date
Application number
AT94201639T
Other languages
English (en)
Inventor
Franciscus Anna Gerardu Vankan
Rob Pieterse
Original Assignee
Koninkl Kpn Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Kpn Nv filed Critical Koninkl Kpn Nv
Application granted granted Critical
Publication of ATE193386T1 publication Critical patent/ATE193386T1/de

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Communication Control (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
AT94201639T 1993-06-29 1994-06-09 Prozessorschaltung mit einem ersten prozessor und system mit der prozessorschaltung und einem zweiten prozessor ATE193386T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL9301129A NL9301129A (nl) 1993-06-29 1993-06-29 Processorcircuit omvattende een eerste processor, en systeem omvattende het processorcircuit en een tweede processor.

Publications (1)

Publication Number Publication Date
ATE193386T1 true ATE193386T1 (de) 2000-06-15

Family

ID=19862596

Family Applications (1)

Application Number Title Priority Date Filing Date
AT94201639T ATE193386T1 (de) 1993-06-29 1994-06-09 Prozessorschaltung mit einem ersten prozessor und system mit der prozessorschaltung und einem zweiten prozessor

Country Status (11)

Country Link
US (1) US5560031A (de)
EP (1) EP0632390B1 (de)
JP (1) JP2717223B2 (de)
AT (1) ATE193386T1 (de)
AU (1) AU672109B2 (de)
DE (1) DE69424599T2 (de)
DK (1) DK0632390T3 (de)
ES (1) ES2147767T3 (de)
GR (1) GR3034044T3 (de)
NL (1) NL9301129A (de)
PT (1) PT632390E (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7308629B2 (en) 2004-12-07 2007-12-11 Texas Instruments Incorporated Addressable tap domain selection circuit with TDI/TDO external terminal
US6298068B1 (en) * 1999-08-31 2001-10-02 Telco Systems, Inc. Methods and apparatus for ISDN communications with dual mode access to interface apparatus on-board memory
KR20050079862A (ko) * 2004-02-07 2005-08-11 삼성전자주식회사 접근 금지 신호를 갖는 듀얼 포트 메모리 장치
US7539825B2 (en) * 2001-10-25 2009-05-26 Samsung Electronics Co., Ltd. Multi-port memory device providing protection signal
ATE369587T1 (de) 2003-05-15 2007-08-15 Nxp Bv Usb host controller mit speicher für transferdeskriptoren
KR100729205B1 (ko) * 2005-12-12 2007-06-19 삼성전자주식회사 복합단말기에서 자동 부팅오류 복구장치 및 방법
US9582223B2 (en) 2014-04-14 2017-02-28 International Business Machines Corporation Efficient reclamation of pre-allocated direct memory access (DMA) memory

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6414650A (en) * 1987-07-08 1989-01-18 Mitsubishi Electric Corp Fault diagnostic method for input/output controller in computer system
JPH01172150U (de) * 1988-05-20 1989-12-06
US5081609A (en) * 1989-01-10 1992-01-14 Bull Hn Information Systems Inc. Multiprocessor controller having time shared control store
JPH0312747A (ja) * 1989-06-12 1991-01-21 Hitachi Commun Syst Inc マイクロプロセッサ診断方式
CA2017458C (en) * 1989-07-24 2000-10-10 Allen-Bradley Company Inc. Intelligent network interface circuit
JPH03244045A (ja) * 1990-02-22 1991-10-30 Ricoh Co Ltd マイクロコンピュータ回路
US5274768A (en) * 1991-05-28 1993-12-28 The Trustees Of The University Of Pennsylvania High-performance host interface for ATM networks
US5301186A (en) * 1991-06-28 1994-04-05 Digital Equipment Corporation High speed transmission line interface
US5448714A (en) * 1992-01-02 1995-09-05 Integrated Device Technology, Inc. Sequential-access and random-access dual-port memory buffer

Also Published As

Publication number Publication date
EP0632390A1 (de) 1995-01-04
DK0632390T3 (da) 2000-10-02
AU6592194A (en) 1995-01-12
JPH0773077A (ja) 1995-03-17
JP2717223B2 (ja) 1998-02-18
DE69424599T2 (de) 2001-02-08
ES2147767T3 (es) 2000-10-01
US5560031A (en) 1996-09-24
PT632390E (pt) 2000-11-30
EP0632390B1 (de) 2000-05-24
NL9301129A (nl) 1995-01-16
GR3034044T3 (en) 2000-11-30
AU672109B2 (en) 1996-09-19
DE69424599D1 (de) 2000-06-29

Similar Documents

Publication Publication Date Title
WO1997007448A3 (fr) Dispositif et procede d'acces conditionnel
EP0798649A3 (de) Tragbares Terminalgerät für eine Chipkarte, die mit mehreren Anwendungen kompatibel ist
SE9002703D0 (sv) Anordning vid distribuerat datorsystem
ES2158711T3 (es) Aparato para procesar tarjetas ic (circuito integrado).
CA2072590A1 (fr) Dispositif de securite, comportant une memoire et/ou un microcalculateur pour machines de traitement de l'information
EP0680002A3 (de) Lese- und Schreibvorrichtung für ein kontaktloses IC-Kartensystem.
KR830009520A (ko) 단말접속시스템
DE69901255D1 (de) Mehrprozessorsystem brücke mit zugriffskontrollierung
FR2712720B1 (fr) Circuit de test multibit pour dispositif de mémoire à semi-conducteurs.
EP0517406A3 (en) Computer system for enabling a choice of errordetection technologies
ATE193386T1 (de) Prozessorschaltung mit einem ersten prozessor und system mit der prozessorschaltung und einem zweiten prozessor
WO1997008645A3 (de) Plastikkarte mit einem oder mehreren chips
EP1363240A3 (de) Bildverarbeitungssystem
SE8500600D0 (sv) Sett och anordning vid ett system for overforing av information
EP0643373A3 (de) Vorrichtung zur Datenübertragung mittels Chipkarten.
DK0461456T3 (da) Datasikkerhedssystem til en EDB-anordning
FR2712414B1 (fr) Commutateur de détection de la présence d'une carte à mémoire électronique dans un dispositif de lecture de cartes.
ATE68612T1 (de) Einschaltungsvorrichtung zum unabhaengigen verbinden von zusatzspeichern mit einem datenverarbeitungssystem.
KR920006870A (ko) 데이터 처리장치
FR2668624B1 (fr) Dispositif de reconnaissance d'adresses pour module electronique de traitement de donnees.
KR920008620A (ko) Ic카아드와 호스트장치간의 통신제어장치
EP0339645A3 (de) Vorrichtung zum Lesen von Bar-Codes auf einem photographischen Film
GB2017367A (en) Arrangement for use in a computer system
KR920005662A (ko) 디지탈 전자 교환기의 피시엠 데이타 접속 장치 회로
DK0468179T3 (da) Anordning til modtagelse af værdikort

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee