ATE203852T1 - Pmos-flash-speicherzelle mit mehrstufiger schwellspannung - Google Patents

Pmos-flash-speicherzelle mit mehrstufiger schwellspannung

Info

Publication number
ATE203852T1
ATE203852T1 AT96307875T AT96307875T ATE203852T1 AT E203852 T1 ATE203852 T1 AT E203852T1 AT 96307875 T AT96307875 T AT 96307875T AT 96307875 T AT96307875 T AT 96307875T AT E203852 T1 ATE203852 T1 AT E203852T1
Authority
AT
Austria
Prior art keywords
gate
cell
threshold voltage
floating gate
over
Prior art date
Application number
AT96307875T
Other languages
English (en)
Inventor
Shang-De T Chang
Original Assignee
Programmable Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Programmable Microelectronics filed Critical Programmable Microelectronics
Application granted granted Critical
Publication of ATE203852T1 publication Critical patent/ATE203852T1/de

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628Programming or writing circuits; Data input circuits
    • G11C11/5635Erasing circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628Programming or writing circuits; Data input circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5642Sensing or reading circuits; Data output circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0433Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/68Floating-gate IGFETs
    • H10D30/681Floating-gate IGFETs having only two programming levels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/68Floating-gate IGFETs
    • H10D30/687Floating-gate IGFETs having more than two programming levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Non-Volatile Memory (AREA)
  • Read Only Memory (AREA)
  • Semiconductor Memories (AREA)
AT96307875T 1995-11-14 1996-10-30 Pmos-flash-speicherzelle mit mehrstufiger schwellspannung ATE203852T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/557,514 US5666307A (en) 1995-11-14 1995-11-14 PMOS flash memory cell capable of multi-level threshold voltage storage

Publications (1)

Publication Number Publication Date
ATE203852T1 true ATE203852T1 (de) 2001-08-15

Family

ID=24225727

Family Applications (1)

Application Number Title Priority Date Filing Date
AT96307875T ATE203852T1 (de) 1995-11-14 1996-10-30 Pmos-flash-speicherzelle mit mehrstufiger schwellspannung

Country Status (7)

Country Link
US (1) US5666307A (de)
EP (1) EP0774788B1 (de)
JP (1) JPH09181204A (de)
KR (1) KR19980034600A (de)
AT (1) ATE203852T1 (de)
DE (2) DE774788T1 (de)
TW (1) TW293909B (de)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6965142B2 (en) * 1995-03-07 2005-11-15 Impinj, Inc. Floating-gate semiconductor structures
US6144581A (en) * 1996-07-24 2000-11-07 California Institute Of Technology pMOS EEPROM non-volatile data storage
KR20000029664A (ko) * 1996-08-01 2000-05-25 칼 하인쯔 호르닝어 메모리셀장치의작동방법
US5953254A (en) * 1996-09-09 1999-09-14 Azalea Microelectronics Corp. Serial flash memory
US5914904A (en) 1996-10-01 1999-06-22 Altera Corporation Compact electrically erasable memory cells and arrays
US5986931A (en) * 1997-01-02 1999-11-16 Caywood; John M. Low voltage single CMOS electrically erasable read-only memory
US6201732B1 (en) 1997-01-02 2001-03-13 John M. Caywood Low voltage single CMOS electrically erasable read-only memory
US6835979B1 (en) * 1997-04-11 2004-12-28 Altera Corporation Nonvolatle memory
US5903497A (en) * 1997-12-22 1999-05-11 Programmable Microelectronics Corporation Integrated program verify page buffer
KR100295135B1 (ko) * 1997-12-31 2001-07-12 윤종용 멀티-비트 셀 구조를 갖는 비휘발성 메모리 장치
TW356594B (en) * 1998-01-09 1999-04-21 Winbond Electrics Co Electrostatic discharge protection circuit with P-type flash memory unit
US6201734B1 (en) 1998-09-25 2001-03-13 Sandisk Corporation Programmable impedance device
KR100643481B1 (ko) * 1998-12-08 2007-12-04 삼성전자주식회사 비휘발성 반도체 메모리장치_
KR20010004990A (ko) 1999-06-30 2001-01-15 김영환 플래쉬 이이피롬 셀 및 그 제조 방법
JP5014543B2 (ja) * 1999-07-29 2012-08-29 エヌエックスピー ビー ヴィ 半導体装置
US6307781B1 (en) * 1999-09-30 2001-10-23 Infineon Technologies Aktiengesellschaft Two transistor flash memory cell
KR100387267B1 (ko) 1999-12-22 2003-06-11 주식회사 하이닉스반도체 멀티 레벨 플래쉬 이이피롬 셀 및 그 제조 방법
US6664909B1 (en) 2001-08-13 2003-12-16 Impinj, Inc. Method and apparatus for trimming high-resolution digital-to-analog converter
US20040206999A1 (en) * 2002-05-09 2004-10-21 Impinj, Inc., A Delaware Corporation Metal dielectric semiconductor floating gate variable capacitor
US7221596B2 (en) * 2002-07-05 2007-05-22 Impinj, Inc. pFET nonvolatile memory
US6950342B2 (en) * 2002-07-05 2005-09-27 Impinj, Inc. Differential floating gate nonvolatile memories
US6734055B1 (en) 2002-11-15 2004-05-11 Taiwan Semiconductor Manufactoring Company Multi-level (4 state/2-bit) stacked gate flash memory cell
US7262457B2 (en) * 2004-01-05 2007-08-28 Ememory Technology Inc. Non-volatile memory cell
US7283390B2 (en) 2004-04-21 2007-10-16 Impinj, Inc. Hybrid non-volatile memory
US8111558B2 (en) * 2004-05-05 2012-02-07 Synopsys, Inc. pFET nonvolatile memory
US7151027B1 (en) * 2004-06-01 2006-12-19 Spansion Llc Method and device for reducing interface area of a memory device
US7257033B2 (en) * 2005-03-17 2007-08-14 Impinj, Inc. Inverter non-volatile memory cell and array system
US7715236B2 (en) * 2005-03-30 2010-05-11 Virage Logic Corporation Fault tolerant non volatile memories and methods
US7679957B2 (en) * 2005-03-31 2010-03-16 Virage Logic Corporation Redundant non-volatile memory cell
US8122307B1 (en) 2006-08-15 2012-02-21 Synopsys, Inc. One time programmable memory test structures and methods
US7719896B1 (en) 2007-04-24 2010-05-18 Virage Logic Corporation Configurable single bit/dual bits memory
US7920423B1 (en) 2007-07-31 2011-04-05 Synopsys, Inc. Non volatile memory circuit with tailored reliability
US8320191B2 (en) 2007-08-30 2012-11-27 Infineon Technologies Ag Memory cell arrangement, method for controlling a memory cell, memory array and electronic device
US7894261B1 (en) 2008-05-22 2011-02-22 Synopsys, Inc. PFET nonvolatile memory
US8369154B2 (en) 2010-03-24 2013-02-05 Ememory Technology Inc. Channel hot electron injection programming method and related device
US8467245B2 (en) 2010-03-24 2013-06-18 Ememory Technology Inc. Non-volatile memory device with program current clamp and related method
CN103390588B (zh) * 2012-05-09 2015-08-19 无锡华润上华半导体有限公司 一种基于otp存储器制作mrom存储器的方法
CN104037174B (zh) * 2014-06-23 2016-09-07 芯成半导体(上海)有限公司 混合结构的存储器阵列及其制备方法
CN105957806B (zh) * 2016-06-08 2018-05-04 天津大学 用于减少非易失性存储器中数据残留的方法
CN109741770A (zh) * 2018-12-29 2019-05-10 联想(北京)有限公司 一种存储装置、处理器和电子设备

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4435790A (en) * 1980-12-24 1984-03-06 Fairchild Camera And Instrument Corporation High speed, nonvolatile, electrically erasable memory cell and system
IT1201834B (it) * 1986-07-10 1989-02-02 Sgs Microelettronica Spa Dispositivo di memoria non volatile a semiconduttore
US4953928A (en) * 1989-06-09 1990-09-04 Synaptics Inc. MOS device for long-term learning
JP2825407B2 (ja) * 1993-04-01 1998-11-18 株式会社東芝 不揮発性半導体記憶装置
US5563823A (en) * 1993-08-31 1996-10-08 Macronix International Co., Ltd. Fast FLASH EPROM programming and pre-programming circuit design
US5487033A (en) * 1994-06-28 1996-01-23 Intel Corporation Structure and method for low current programming of flash EEPROMS

Also Published As

Publication number Publication date
DE774788T1 (de) 1998-01-15
EP0774788B1 (de) 2001-08-01
KR19980034600A (ko) 1998-08-05
EP0774788A1 (de) 1997-05-21
DE69614223D1 (de) 2001-09-06
US5666307A (en) 1997-09-09
JPH09181204A (ja) 1997-07-11
TW293909B (en) 1996-12-21

Similar Documents

Publication Publication Date Title
ATE203852T1 (de) Pmos-flash-speicherzelle mit mehrstufiger schwellspannung
US5272669A (en) Method and structure for programming floating gate memory cells
US5646060A (en) Method for making an EEPROM cell with isolation transistor
US5812449A (en) Flash EEPROM cell, method of manufacturing the same, method of programming and method of reading the same
US5341342A (en) Flash memory cell structure
EP0744754A2 (de) Verfahren und Vorrichtung für Injektion von heissen Ladungsträgern
US5212541A (en) Contactless, 5v, high speed eprom/flash eprom array utilizing cells programmed using source side injection
Tomiye et al. A novel 2-bit/cell MONOS memory device with a wrapped-control-gate structure that applies source-side hot-electron injection
TW287321B (en) A PMOS flash memory cell with hot electron injection programming and tunnelling erasing
TW363229B (en) PMOS single-poly non-volatile memory structure
DE69619321D1 (de) Verfahren zum Programmieren einer Flash-EEPROM-Speicherzelle unter Optimierung des niedrigen Leistungsverbrauchs und Verfahren zum Löschen dieser Zelle
US20100091572A1 (en) 2t nor-type non-volatile memoryt cell array and method of processing data of 2t nor-type non-volatile memory
ATE196036T1 (de) Nichtflüchtige pmos-speicheranordnung mit einer einzigen polysiliziumschicht
EP0656627A2 (de) Eine regelbare Schwellspannungsschaltung
Kume et al. A 1.28 mu m/sup 2/contactless memory cell technology for a 3 V-only 64 Mbit EEPROM
US7957190B2 (en) Memory having P-type split gate memory cells and method of operation
KR920001402B1 (ko) 불휘발성 반도체 기억소자
KR100298586B1 (ko) 비휘발성 메모리 소자
KR100383766B1 (ko) 플래쉬 메모리 소자의 소거 방법
US20060140009A1 (en) Programming method for nanocrystal memory device
US5315546A (en) Non-volatile semiconductor memory using a thin film transistor
Ahn et al. A simple and efficient self-limiting erase scheme for high performance split-gate flash memory cells
GB2349275A (en) Eeprom cell with tunneling across entire separated channels
KR20020053530A (ko) 플래쉬 메모리 셀의 프로그램 방법
Amin Design, selection and implementation of flash erase EEPROM memory cells

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties