ATE220811T1 - Virtuelle speicheranordnung - Google Patents

Virtuelle speicheranordnung

Info

Publication number
ATE220811T1
ATE220811T1 AT95300714T AT95300714T ATE220811T1 AT E220811 T1 ATE220811 T1 AT E220811T1 AT 95300714 T AT95300714 T AT 95300714T AT 95300714 T AT95300714 T AT 95300714T AT E220811 T1 ATE220811 T1 AT E220811T1
Authority
AT
Austria
Prior art keywords
accurate
physical address
translation unit
speculative
physical
Prior art date
Application number
AT95300714T
Other languages
English (en)
Inventor
Uwe Kranich
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE220811T1 publication Critical patent/ATE220811T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1054—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently physically addressed

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Table Devices Or Equipment (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Electron Beam Exposure (AREA)
AT95300714T 1994-02-22 1995-02-06 Virtuelle speicheranordnung ATE220811T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US19909894A 1994-02-22 1994-02-22

Publications (1)

Publication Number Publication Date
ATE220811T1 true ATE220811T1 (de) 2002-08-15

Family

ID=22736200

Family Applications (1)

Application Number Title Priority Date Filing Date
AT95300714T ATE220811T1 (de) 1994-02-22 1995-02-06 Virtuelle speicheranordnung

Country Status (5)

Country Link
US (1) US5900022A (de)
EP (1) EP0668565B1 (de)
JP (1) JPH07325761A (de)
AT (1) ATE220811T1 (de)
DE (1) DE69527383T2 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6813699B1 (en) 1995-06-02 2004-11-02 Transmeta Corporation Speculative address translation for processor using segmentation and optional paging
US5895503A (en) 1995-06-02 1999-04-20 Belgard; Richard A. Address translation method and mechanism using physical address information including during a segmentation process
EP0840231A1 (de) * 1996-10-31 1998-05-06 Texas Instruments Incorporated Mikroprozessor mit mehrstufigem Cachespeicher
US6175906B1 (en) * 1996-12-06 2001-01-16 Advanced Micro Devices, Inc. Mechanism for fast revalidation of virtual tags
US6079003A (en) 1997-11-20 2000-06-20 Advanced Micro Devices, Inc. Reverse TLB for providing branch target address in a microprocessor having a physically-tagged cache
US6263404B1 (en) * 1997-11-21 2001-07-17 International Business Machines Corporation Accessing data from a multiple entry fully associative cache buffer in a multithread data processing system
US6157986A (en) * 1997-12-16 2000-12-05 Advanced Micro Devices, Inc. Fast linear tag validation unit for use in microprocessor
US6138225A (en) * 1997-12-24 2000-10-24 Intel Corporation Address translation system having first and second translation look aside buffers
DE19934514C5 (de) * 1999-07-22 2013-03-14 Pilz Gmbh & Co. Kg Verfahren zum Konfigurieren eines an einen Feldbus angeschlossenen Busteilnehmers
US6412043B1 (en) * 1999-10-01 2002-06-25 Hitachi, Ltd. Microprocessor having improved memory management unit and cache memory
US6564297B1 (en) 2000-06-15 2003-05-13 Sun Microsystems, Inc. Compiler-based cache line optimization
US7644239B2 (en) 2004-05-03 2010-01-05 Microsoft Corporation Non-volatile memory cache performance improvement
US7490197B2 (en) 2004-10-21 2009-02-10 Microsoft Corporation Using external memory devices to improve system performance
US7721054B2 (en) * 2005-01-18 2010-05-18 Texas Instruments Incorporated Speculative data loading using circular addressing or simulated circular addressing
US7734895B1 (en) 2005-04-28 2010-06-08 Massachusetts Institute Of Technology Configuring sets of processor cores for processing instructions
US8914557B2 (en) 2005-12-16 2014-12-16 Microsoft Corporation Optimizing write and wear performance for a memory
US7730263B2 (en) * 2006-01-20 2010-06-01 Cornell Research Foundation, Inc. Future execution prefetching technique and architecture
US20070277025A1 (en) * 2006-05-25 2007-11-29 International Business Machines Corporation Method and system for preventing livelock due to competing updates of prediction information
US8631203B2 (en) * 2007-12-10 2014-01-14 Microsoft Corporation Management of external memory functioning as virtual cache
US9032151B2 (en) 2008-09-15 2015-05-12 Microsoft Technology Licensing, Llc Method and system for ensuring reliability of cache data and metadata subsequent to a reboot
US8032707B2 (en) 2008-09-15 2011-10-04 Microsoft Corporation Managing cache data and metadata
US7953774B2 (en) 2008-09-19 2011-05-31 Microsoft Corporation Aggregation of write traffic to a data store
JP2012088901A (ja) * 2010-10-19 2012-05-10 Fujitsu Ltd ソフトウェア管理装置、ソフトウェア管理方法およびソフトウェア管理プログラム
US8683129B2 (en) * 2010-10-21 2014-03-25 Oracle International Corporation Using speculative cache requests to reduce cache miss delays
US9378560B2 (en) * 2011-06-17 2016-06-28 Advanced Micro Devices, Inc. Real time on-chip texture decompression using shader processors
KR102789111B1 (ko) * 2019-12-23 2025-04-01 에스케이하이닉스 주식회사 메모리 컨트롤러를 포함하는 스토리지 장치

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4400774A (en) * 1981-02-02 1983-08-23 Bell Telephone Laboratories, Incorporated Cache addressing arrangement in a computer system
CA2008313A1 (en) * 1989-05-03 1990-11-03 Howard G. Sachs Cache accessing method and apparatus
US5226133A (en) * 1989-12-01 1993-07-06 Silicon Graphics, Inc. Two-level translation look-aside buffer using partial addresses for enhanced speed
US5305444A (en) * 1990-12-21 1994-04-19 Sun Microsystems, Inc. Apparatus for increasing the number of hits in a translation lookaside buffer including instruction address lookaside register
US5392410A (en) * 1992-04-30 1995-02-21 International Business Machines Corporation History table for prediction of virtual address translation for cache access

Also Published As

Publication number Publication date
DE69527383T2 (de) 2003-03-27
US5900022A (en) 1999-05-04
EP0668565A1 (de) 1995-08-23
EP0668565B1 (de) 2002-07-17
JPH07325761A (ja) 1995-12-12
DE69527383D1 (de) 2002-08-22

Similar Documents

Publication Publication Date Title
ATE220811T1 (de) Virtuelle speicheranordnung
US8762652B2 (en) Cache coherency protocol in a data processing system
US8423721B2 (en) Cache coherency protocol in a data processing system
EP3238074B1 (de) Cachezugang unter verwendung virtueller adressen
DE602004025442D1 (de) Träge Räumung von Adressenübersetzungspufferspeicher
HK153995A (en) Second level cache controller unit and system
DE3743515A1 (de) Hochleistungs-mikroprozessor
EP0243724A3 (de) Mehrebenen-Speicherhierarchie mit variabler Adressierungsart
US20040117588A1 (en) Access request for a data processing system having no system memory
US20040117587A1 (en) Hardware managed virtual-to-physical address translation mechanism
IL109390A (en) System for disk meshing and flexible storage mapping with enhanced flexible caching
KR910014814A (ko) 가상 캐쉬를 이용하는 다중 처리컴퓨터 시스템의 일치성 유지 장치
SE8901307L (sv) Mikrodatorsystem med snabbminne och som kan arbeta i pipeline-mod
DE60143929D1 (de) Auf gemeinsamem Bit basierte TLB-Operationen
ATE158882T1 (de) Vorrichtung zur echten lru-ersetzung
KR19990082718A (ko) 프로세서에데이타를제공하기위한캐시및캐시로부터프로세서에데이타를제공하기위한방법
US6591341B1 (en) Multilevel cache system and method having a merged tag array to store tags for multiple data arrays
US7167956B1 (en) Avoiding inconsistencies between multiple translators in an object-addressed memory hierarchy
KR890005740A (ko) 선택적 개시 버스트를 구비한 버스 마스터
US6751709B2 (en) Method and apparatus for prefetching objects into an object cache
US7017024B2 (en) Data processing system having no system memory
DE69618831D1 (de) ECC-geschützte Speicherorganisation mit Lese-Änderungs-Schreib-Pipelinezugriff
DE69423938D1 (de) Datenverarbeitungssystem mit Aufrechterhaltung der Cachespeicherkohärenz unter Verwendung eines Snoopprotokolls
CA2034709A1 (en) System for controlling an internally-installed cache memory
ES2121818T3 (es) Memoria cache de datos mejorada y procedimiento para la gestion de errores en la memoria durante un proceso de reescritura.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties