ATE224559T1 - Schnittstellenvorrichtung zur ersetzung von m sätzen von bits aus n sätzen von bits, mit steuereinrichtung und logischer zelle - Google Patents

Schnittstellenvorrichtung zur ersetzung von m sätzen von bits aus n sätzen von bits, mit steuereinrichtung und logischer zelle

Info

Publication number
ATE224559T1
ATE224559T1 AT97400470T AT97400470T ATE224559T1 AT E224559 T1 ATE224559 T1 AT E224559T1 AT 97400470 T AT97400470 T AT 97400470T AT 97400470 T AT97400470 T AT 97400470T AT E224559 T1 ATE224559 T1 AT E224559T1
Authority
AT
Austria
Prior art keywords
bits
sets
outgoing
replacing
osn
Prior art date
Application number
AT97400470T
Other languages
English (en)
Inventor
Hoogenbemt Stefaan Margrie Van
Original Assignee
Cit Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cit Alcatel filed Critical Cit Alcatel
Application granted granted Critical
Publication of ATE224559T1 publication Critical patent/ATE224559T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Communication Control (AREA)
  • Control Of Stepping Motors (AREA)
  • Vehicle Body Suspensions (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
AT97400470T 1997-02-28 1997-02-28 Schnittstellenvorrichtung zur ersetzung von m sätzen von bits aus n sätzen von bits, mit steuereinrichtung und logischer zelle ATE224559T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP97400470A EP0862117B1 (de) 1997-02-28 1997-02-28 Schnittstellenvorrichtung zur Ersetzung von M Sätzen von Bits aus N Sätzen von Bits, mit Steuereinrichtung und logischer Zelle

Publications (1)

Publication Number Publication Date
ATE224559T1 true ATE224559T1 (de) 2002-10-15

Family

ID=8229720

Family Applications (1)

Application Number Title Priority Date Filing Date
AT97400470T ATE224559T1 (de) 1997-02-28 1997-02-28 Schnittstellenvorrichtung zur ersetzung von m sätzen von bits aus n sätzen von bits, mit steuereinrichtung und logischer zelle

Country Status (10)

Country Link
US (1) US6111899A (de)
EP (1) EP0862117B1 (de)
JP (1) JP3877250B2 (de)
KR (1) KR19980071812A (de)
CN (1) CN1142703C (de)
AT (1) ATE224559T1 (de)
AU (1) AU5542898A (de)
CA (1) CA2228053A1 (de)
DE (1) DE69715588T2 (de)
TW (1) TW400499B (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6657986B1 (en) * 1998-07-10 2003-12-02 Hyundai Electronics America Variable clock rate correlation circuit and method of operation
EP1168720B1 (de) 2000-06-28 2007-01-10 Alcatel Teilsystem eines Telekommunikationsträger-Prozessors mit Inband-Steuerung und Adressierung via Zelle-Kopffelder
US8234517B2 (en) * 2003-08-01 2012-07-31 Oracle International Corporation Parallel recovery by non-failed nodes
CN104123959B (zh) * 2014-07-21 2016-09-21 河南大学 置换规则配置简洁的通用置换电路结构
CN112131813B (zh) * 2020-09-25 2022-02-18 无锡中微亿芯有限公司 基于端口交换技术的用于提升布线速度的fpga布线方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4085447A (en) * 1976-09-07 1978-04-18 Sperry Rand Corporation Right justified mask transfer apparatus
US4309754A (en) * 1979-07-30 1982-01-05 International Business Machines Corp. Data interface mechanism for interfacing bit-parallel data buses of different bit width
US4520439A (en) * 1981-01-05 1985-05-28 Sperry Corporation Variable field partial write data merge
US5272703A (en) * 1991-12-16 1993-12-21 Alcatel Network Systems, Inc. N-bit parallel input to variable-bit parallel output shift register
ES2164042T3 (es) * 1991-12-23 2002-02-16 Cit Alcatel Procedimiento para reducir el numero de bits de una palabra binaria que representa una serie de direcciones.
EP0600683B1 (de) * 1992-12-04 2001-10-10 AT&T Corp. Paketnetz-Schnittstelle
US5638367A (en) * 1995-07-07 1997-06-10 Sun Microsystems, Inc. Apparatus and method for data packing through addition

Also Published As

Publication number Publication date
AU5542898A (en) 1998-09-03
CA2228053A1 (en) 1998-08-28
EP0862117B1 (de) 2002-09-18
CN1142703C (zh) 2004-03-17
JPH10294746A (ja) 1998-11-04
US6111899A (en) 2000-08-29
DE69715588T2 (de) 2003-01-23
JP3877250B2 (ja) 2007-02-07
CN1192595A (zh) 1998-09-09
DE69715588D1 (de) 2002-10-24
EP0862117A1 (de) 1998-09-02
TW400499B (en) 2000-08-01
KR19980071812A (ko) 1998-10-26

Similar Documents

Publication Publication Date Title
US4791629A (en) Communications switching system
US5381529A (en) Shift register with dual clock inputs for receiving and sending information between I/O channels and host based on external and internal clock inputs respectively
AU7340400A (en) Double shift instruction for micro engine used in multithreaded parallel processor architecture
DE69520853D1 (de) Verfahren und Vorrichtung zur Programmierung von Speicheranordnungen
AU6864400A (en) Control unit and recorded medium
WO1995006285A3 (en) Read and write data aligner and device utilizing same
CN1610880A (zh) 使处理器与协处理器接口的方法和设备
DE69715588D1 (de) Schnittstellenvorrichtung zur Ersetzung von M Sätzen von Bits aus N Sätzen von Bits, mit Steuereinrichtung und logischer Zelle
DE69532592D1 (de) Reorganisationsvorrichtung zur neugruppierung von telekommunikationssignalen
KR970029033A (ko) 프로세서의 벡터 데이타 조정 장치
SE9700586D0 (sv) Flödeskontroll vid switching
JP3887376B2 (ja) 不揮発性メモリのサービス・プロセッサ・アクセス
MXPA00001909A (es) Matriz de conmutacion de alta velocidad e inteligente.
ATE495634T1 (de) Dslam-bereitgestellte funktionalität zur speicherung von informationen
US7260093B1 (en) Time-slot interchange switches having group-based output drive enable control and group-based rate matching and output enable indication capability
EP0907301A3 (de) Steuerungsarchitektur für eine homogene Leitweglenkungsstruktur
SE7908640L (sv) Tidsmultiplexstromstellarkrets
US20060150165A1 (en) Virtual microengine systems and methods
US5883902A (en) Time slot interchanger and digital communications terminal for ISDN D-channel assembly
JPH01297923A (ja) 回線設定機能付き多重化装置
SU976438A1 (ru) Устройство дл определени длины строки символов
KR860004373A (ko) 원격통신시스템용 가입자라인 신호장치
SU1262573A1 (ru) Устройство дл формировани кода маски
KR100316689B1 (ko) 멀티플렉서
SU915073A1 (ru) Многофункциональный логический модуль

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties