ATE226332T1 - Verfahren und apparat zum mehrmaligen ausführen einer operation in antwort auf eine einzige instruktion - Google Patents

Verfahren und apparat zum mehrmaligen ausführen einer operation in antwort auf eine einzige instruktion

Info

Publication number
ATE226332T1
ATE226332T1 AT97908855T AT97908855T ATE226332T1 AT E226332 T1 ATE226332 T1 AT E226332T1 AT 97908855 T AT97908855 T AT 97908855T AT 97908855 T AT97908855 T AT 97908855T AT E226332 T1 ATE226332 T1 AT E226332T1
Authority
AT
Austria
Prior art keywords
risc
response
processor
multiple times
single instruction
Prior art date
Application number
AT97908855T
Other languages
English (en)
Inventor
James R Peterson
Glenn C Poole
Mohammed Sriti
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of ATE226332T1 publication Critical patent/ATE226332T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30065—Loop control instructions; iterative instructions, e.g. LOOP, REPEAT
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a secondary processor, e.g. coprocessor
    • G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a secondary processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Image Generation (AREA)
  • Image Processing (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Communication Control (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Electrotherapy Devices (AREA)
AT97908855T 1996-03-15 1997-03-04 Verfahren und apparat zum mehrmaligen ausführen einer operation in antwort auf eine einzige instruktion ATE226332T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/616,563 US5761524A (en) 1996-03-15 1996-03-15 Method and apparatus for performing and operation multiple times in response to a single instruction
PCT/US1997/003369 WO1997034224A1 (en) 1996-03-15 1997-03-04 Method and apparatus for performing an operation multiple times in response to a single instruction

Publications (1)

Publication Number Publication Date
ATE226332T1 true ATE226332T1 (de) 2002-11-15

Family

ID=24470026

Family Applications (1)

Application Number Title Priority Date Filing Date
AT97908855T ATE226332T1 (de) 1996-03-15 1997-03-04 Verfahren und apparat zum mehrmaligen ausführen einer operation in antwort auf eine einzige instruktion

Country Status (9)

Country Link
US (3) US5761524A (de)
EP (1) EP0909415B1 (de)
JP (1) JP3608797B2 (de)
CN (1) CN1130625C (de)
AT (1) ATE226332T1 (de)
AU (1) AU2066297A (de)
CA (1) CA2249356C (de)
DE (1) DE69716428T2 (de)
WO (1) WO1997034224A1 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6061755A (en) * 1997-04-14 2000-05-09 International Business Machines Corporation Method of layering cache and architectural specific functions to promote operation symmetry
JP3515337B2 (ja) * 1997-09-22 2004-04-05 三洋電機株式会社 プログラム実行装置
FR2770659A1 (fr) 1997-10-31 1999-05-07 Sgs Thomson Microelectronics Processeur de traitement perfectionne
US6343356B1 (en) 1998-10-09 2002-01-29 Bops, Inc. Methods and apparatus for dynamic instruction controlled reconfiguration register file with extended precision
US6965991B1 (en) * 2000-05-12 2005-11-15 Pts Corporation Methods and apparatus for power control in a scalable array of processor elements
US6735642B2 (en) * 2000-06-02 2004-05-11 Mellanox Technologies Ltd. DMA doorbell
JP4887359B2 (ja) * 2006-04-24 2012-02-29 パナソニック株式会社 描画装置及び描画方法
RU2010145507A (ru) * 2010-11-10 2012-05-20 ЭлЭсАй Корпорейшн (US) Устройство и способ управления микрокомандами без задержки
JP6191457B2 (ja) * 2011-05-20 2017-09-06 日本電気株式会社 演算処理装置、演算処理方法
US8694701B2 (en) 2011-12-15 2014-04-08 Mellanox Technologies Ltd. Recovering dropped instructions in a network interface controller
GB2525264B (en) * 2014-04-17 2021-06-02 Advanced Risc Mach Ltd Power saving by reusing results of identical micro-operations
US10514928B2 (en) 2014-04-17 2019-12-24 Arm Limited Preventing duplicate execution by sharing a result between different processing lanes assigned micro-operations that generate the same result
US9933841B2 (en) 2014-04-17 2018-04-03 Arm Limited Reuse of results of back-to-back micro-operations
US9817466B2 (en) 2014-04-17 2017-11-14 Arm Limited Power saving by reusing results of identical micro-operations
CN104090740A (zh) * 2014-05-27 2014-10-08 安徽师范大学 微控制器指令集的执行方法
US10417149B2 (en) * 2014-06-06 2019-09-17 Intel Corporation Self-aligning a processor duty cycle with interrupts
US9760158B2 (en) 2014-06-06 2017-09-12 Intel Corporation Forcing a processor into a low power state
CN104731557A (zh) * 2014-12-10 2015-06-24 康烁 指令执行的控制方法及装置
US10241993B1 (en) * 2017-09-27 2019-03-26 Sofha Gmbh System and method for detecting reusable groups of drawing commands in a sequence of drawing commands
CN111158756B (zh) * 2019-12-31 2021-06-29 百度在线网络技术（北京）有限公司 用于处理信息的方法和装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4766566A (en) * 1986-08-18 1988-08-23 International Business Machines Corp. Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processing
US5001662A (en) * 1989-04-28 1991-03-19 Apple Computer, Inc. Method and apparatus for multi-gauge computation
US5293587A (en) * 1990-06-01 1994-03-08 Chips And Technologies, Inc. Terminal control circuitry with display list processor that fetches instructions from a program memory, character codes from a display memory, and character segment bitmaps from a font memory
US5278975A (en) * 1990-06-14 1994-01-11 Fujitsu Limited Synchronization control system in a parallel computer
US5377129A (en) * 1990-07-12 1994-12-27 Massachusetts Institute Of Technology Particle interaction processing system
US5428810A (en) * 1991-03-15 1995-06-27 Hewlett-Packard Company Allocation of resources of a pipelined processor by clock phase for parallel execution of dependent processes
US5345541A (en) * 1991-12-20 1994-09-06 Apple Computer, Inc. Method and apparatus for approximating a value between two endpoint values in a three-dimensional image rendering device
US5517603A (en) * 1991-12-20 1996-05-14 Apple Computer, Inc. Scanline rendering device for generating pixel values for displaying three-dimensional graphical images
US5481683A (en) * 1992-10-30 1996-01-02 International Business Machines Corporation Super scalar computer architecture using remand and recycled general purpose register to manage out-of-order execution of instructions
US5440747A (en) * 1993-09-27 1995-08-08 Hitachi America, Ltd. Data processor with control logic for storing operation mode status and associated method
EP0681236B1 (de) * 1994-05-05 2000-11-22 Conexant Systems, Inc. Raumzeigersdatenpfad

Also Published As

Publication number Publication date
DE69716428D1 (de) 2002-11-21
US5761524A (en) 1998-06-02
EP0909415B1 (de) 2002-10-16
US6085310A (en) 2000-07-04
EP0909415A4 (de) 2000-09-06
CA2249356A1 (en) 1997-09-18
EP0909415A1 (de) 1999-04-21
CA2249356C (en) 2004-01-27
WO1997034224A1 (en) 1997-09-18
DE69716428T2 (de) 2003-06-26
JP3608797B2 (ja) 2005-01-12
AU2066297A (en) 1997-10-01
CN1220017A (zh) 1999-06-16
CN1130625C (zh) 2003-12-10
JP2000507009A (ja) 2000-06-06
US6134648A (en) 2000-10-17

Similar Documents

Publication Publication Date Title
ATE226332T1 (de) Verfahren und apparat zum mehrmaligen ausführen einer operation in antwort auf eine einzige instruktion
ATE305154T1 (de) Verfahren und vorrichtung zum bereitstellen von rechnerdiensten
NO986115D0 (no) FremgangsmÕte og anordning for testing, komplettering og/eller vedlikehold
DE69525452D1 (de) Rechnersystem zum automatischen starten von benutzerdefinierten aufgaben
FI20070642L (fi) Menetelmä ja laite alennetun nopeuden muuttuvanopeuksisen vokoodauksen suorittamiseksi
EP1004961A3 (de) Verfahren und Anordnung zur Korrelation von Profildaten dynamisch erzeugt durch einen optimierten ausführbaren Programm mit Quellcodeanweisungen
DE3783593D1 (de) Verfahren zum betreiben eines analysiergeraets.
DE69926814D1 (de) Verfahren, Vorrichtung, Rechnerprogramm und rechnerlesbares Medium zum Steuern einer Anzeigevorrichtung
DE69330633D1 (de) Verfahren und Apparat zum Vergleichen von semantischen Mustern für das Wiederauffinden von Texten
DE19782227T1 (de) System und Verfahren zum Verteilen und Indexieren von Computerdokumenten unter Verwendung unabhängiger Agenten
DK0745238T3 (da) Fremgangsmåde og apparat til at styre adgang til en database
DE69840929D1 (de) System und verfahren zum betrieb von mehreren anrufzentralen
DE69615390D1 (de) Verfahren zum reduzieren von defekten in oxiden schichten auf silikonkarbiden
KR960704267A (ko) 다른 오퍼레이팅. 시스템간 작업 실행 시스템 및 방법(system and method for executing job between different operating systems)
DE59404146D1 (de) Kommunikationsverfahren und -system zum computerunterstützten Drucken
DE3854688D1 (de) Expertensystem und Verfahren zum Betrieb eines Expertensystems.
DE69622219D1 (de) Optimierungsgerät zum Entfernen von Gefahren durch Arrangierung der Befehlsreihenfolge
EP0657848A3 (de) Verfahren und Vorrichtung zur Generierung von Schriftzeichen.
ATE181161T1 (de) Datenverarbeitungssystem und betriebsverfahren
DE69203348D1 (de) Verfahren und apparat für das katalytische kracken.
GB9820155D0 (en) Data processing apparatus
DE69830349D1 (de) Verfahren zum Betreiben eines Membranreaktors und dafür verwendeter Membranreaktor
DE69427620D1 (de) Verfahren und Vorrichtung zum Betrieb eines CDMA-Netzes unter Verwendung von Leistungsregelung
ATE177546T1 (de) Datenverarbeitungssystem und betriebsverfahren
DE19980891T1 (de) System und Verfahren zum Bereitstellen einer Anordnung zum effizienten Emultieren eines Betriebssystemaufrufs

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties