ATE230161T1 - Silizium auf porösen silizium, verfahren zur herstellung und produkt - Google Patents

Silizium auf porösen silizium, verfahren zur herstellung und produkt

Info

Publication number
ATE230161T1
ATE230161T1 AT91920076T AT91920076T ATE230161T1 AT E230161 T1 ATE230161 T1 AT E230161T1 AT 91920076 T AT91920076 T AT 91920076T AT 91920076 T AT91920076 T AT 91920076T AT E230161 T1 ATE230161 T1 AT E230161T1
Authority
AT
Austria
Prior art keywords
silicon
porous
porous silicon
pct
date
Prior art date
Application number
AT91920076T
Other languages
English (en)
Inventor
Alison Meryl Hodge
John Michael Keen
Original Assignee
Qinetiq Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qinetiq Ltd filed Critical Qinetiq Ltd
Application granted granted Critical
Publication of ATE230161T1 publication Critical patent/ATE230161T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
    • H10P14/3802—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2902—Materials being Group IVA materials
    • H10P14/2905—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3202—Materials thereof
    • H10P14/3204—Materials thereof being Group IVA semiconducting materials
    • H10P14/3211—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
    • H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/208—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/191—Preparing SOI wafers using full isolation by porous oxide silicon [FIPOS]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S118/00—Coating apparatus
    • Y10S118/01—Anti-offset
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S118/00—Coating apparatus
    • Y10S118/03—Container-related coater
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/96—Porous semiconductor

Landscapes

  • Silicon Compounds (AREA)
  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)
  • Thin Film Transistor (AREA)
  • Bipolar Transistors (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
AT91920076T 1990-11-20 1991-11-18 Silizium auf porösen silizium, verfahren zur herstellung und produkt ATE230161T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB909025236A GB9025236D0 (en) 1990-11-20 1990-11-20 Silicon-on porous-silicon;method of production
PCT/GB1991/002029 WO1992009104A1 (en) 1990-11-20 1991-11-18 Silicon-on-porous-silicon; method of production and material

Publications (1)

Publication Number Publication Date
ATE230161T1 true ATE230161T1 (de) 2003-01-15

Family

ID=10685692

Family Applications (1)

Application Number Title Priority Date Filing Date
AT91920076T ATE230161T1 (de) 1990-11-20 1991-11-18 Silizium auf porösen silizium, verfahren zur herstellung und produkt

Country Status (8)

Country Link
US (1) US5387541A (de)
EP (1) EP0558554B1 (de)
JP (1) JP3143473B2 (de)
AT (1) ATE230161T1 (de)
CA (1) CA2094237A1 (de)
DE (1) DE69133183T2 (de)
GB (2) GB9025236D0 (de)
WO (1) WO1992009104A1 (de)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7148119B1 (en) 1994-03-10 2006-12-12 Canon Kabushiki Kaisha Process for production of semiconductor substrate
CN1132223C (zh) 1995-10-06 2003-12-24 佳能株式会社 半导体衬底及其制造方法
SG55413A1 (en) * 1996-11-15 1998-12-21 Method Of Manufacturing Semico Method of manufacturing semiconductor article
US6645833B2 (en) * 1997-06-30 2003-11-11 Max-Planck-Gesellschaft Zur Foerderung Der Wissenschaften E. V. Method for producing layered structures on a substrate, substrate and semiconductor components produced according to said method
DE19802131B4 (de) * 1998-01-21 2007-03-15 Robert Bosch Gmbh Verfahren zur Herstellung einer monokristallinen Schicht aus einem leitenden oder halbleitenden Material
US6197654B1 (en) * 1998-08-21 2001-03-06 Texas Instruments Incorporated Lightly positively doped silicon wafer anodization process
AU2001248861A1 (en) * 2000-11-30 2002-06-11 Telephus, Inc. Fabrication method of selectively oxidized porous silicon (sops) layer and multi-chip package using the same
US6717212B2 (en) * 2001-06-12 2004-04-06 Advanced Micro Devices, Inc. Leaky, thermally conductive insulator material (LTCIM) in semiconductor-on-insulator (SOI) structure
KR20030064536A (ko) * 2002-01-28 2003-08-02 텔레포스 주식회사 산화된 다공성 실리콘층을 이용한 고주파 소자
JP4216803B2 (ja) * 2002-05-29 2009-01-28 本田技研工業株式会社 金属膜の酸化によってナノポーラス基板上に形成されたサブミクロン電解質薄膜
US6908833B1 (en) * 2003-02-14 2005-06-21 National Semiconductor Corporation Shallow self isolated doped implanted silicon process
US7566482B2 (en) * 2003-09-30 2009-07-28 International Business Machines Corporation SOI by oxidation of porous silicon
KR100773555B1 (ko) * 2006-07-21 2007-11-06 삼성전자주식회사 저결함 반도체 기판 및 그 제조방법
KR102160389B1 (ko) 2013-08-05 2020-09-28 트위스트 바이오사이언스 코포레이션 드 노보 합성된 유전자 라이브러리
CA2975852A1 (en) 2015-02-04 2016-08-11 Twist Bioscience Corporation Methods and devices for de novo oligonucleic acid assembly
CA2975855C (en) 2015-02-04 2025-09-23 Twist Bioscience Corporation SYNTHETIC GENE COMPOSITIONS AND ASSEMBLY METHODS
US9899274B2 (en) 2015-03-16 2018-02-20 International Business Machines Corporation Low-cost SOI FinFET technology
WO2016172377A1 (en) 2015-04-21 2016-10-27 Twist Bioscience Corporation Devices and methods for oligonucleic acid library synthesis
KR20180050411A (ko) 2015-09-18 2018-05-14 트위스트 바이오사이언스 코포레이션 올리고핵산 변이체 라이브러리 및 그의 합성
WO2017053450A1 (en) 2015-09-22 2017-03-30 Twist Bioscience Corporation Flexible substrates for nucleic acid synthesis
EP3384077A4 (de) 2015-12-01 2019-05-08 Twist Bioscience Corporation Funktionalisierte oberflächen und herstellung davon
WO2018038772A1 (en) 2016-08-22 2018-03-01 Twist Bioscience Corporation De novo synthesized nucleic acid libraries
EP4664304A3 (de) 2016-09-21 2026-01-21 Atlas Data Storage, Inc. Nukleinsäurebasierte datenspeicherung
GB2573069A (en) 2016-12-16 2019-10-23 Twist Bioscience Corp Variant libraries of the immunological synapse and synthesis thereof
WO2018156792A1 (en) 2017-02-22 2018-08-30 Twist Bioscience Corporation Nucleic acid based data storage
CA3056388A1 (en) 2017-03-15 2018-09-20 Twist Bioscience Corporation Variant libraries of the immunological synapse and synthesis thereof
IL271205B2 (en) 2017-06-12 2025-02-01 Twist Bioscience Corp Methods for assembling continuous nucleic acids
WO2018231864A1 (en) 2017-06-12 2018-12-20 Twist Bioscience Corporation Methods for seamless nucleic acid assembly
CN111566125A (zh) 2017-09-11 2020-08-21 特韦斯特生物科学公司 Gpcr结合蛋白及其合成
CN111565834B (zh) 2017-10-20 2022-08-26 特韦斯特生物科学公司 用于多核苷酸合成的加热的纳米孔
IL312616B2 (en) 2018-01-04 2025-08-01 Twist Bioscience Corp Dna-based digital information storage
EP3814497A4 (de) 2018-05-18 2022-03-02 Twist Bioscience Corporation Polynukleotide, reagenzien und verfahren zur nukleinsäurehybridisierung
EP3902816A4 (de) 2018-12-26 2022-09-14 Twist Bioscience Corporation Hochgenaue de-novo-polynukleotidsynthese
CA3131689A1 (en) 2019-02-26 2020-09-03 Twist Bioscience Corporation Variant nucleic acid libraries for glp1 receptor
KR20210144698A (ko) 2019-02-26 2021-11-30 트위스트 바이오사이언스 코포레이션 항체 최적화를 위한 변이 핵산 라이브러리
EP3987019A4 (de) 2019-06-21 2023-04-19 Twist Bioscience Corporation Barcode-basierte nukleinsäuresequenzanordnung
CN115023440B (zh) 2019-09-23 2025-09-12 特韦斯特生物科学公司 结合CD3ε的抗体
US12091777B2 (en) 2019-09-23 2024-09-17 Twist Bioscience Corporation Variant nucleic acid libraries for CRTH2
AU2020400030B2 (en) 2019-12-09 2026-05-21 Twist Bioscience Corporation Variant nucleic acid libraries for adenosine receptors
US20250062157A1 (en) * 2023-08-17 2025-02-20 Murata Manufacturing Co., Ltd. Shallow Trench Isolation using Porous Semiconductor

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE220814C (de) * 1900-01-01
DE220812C (de) *
JPS56648A (en) * 1979-06-14 1981-01-07 Shibaura Denshi Seisakusho:Kk Humidity measuring method
JPS61177744A (ja) * 1985-02-01 1986-08-09 Toko Inc 半導体集積回路用基板の製造方法
FR2620571B1 (fr) * 1987-09-11 1990-01-12 France Etat Procede de fabrication d'une structure de silicium sur isolant
US5238858A (en) * 1988-10-31 1993-08-24 Sharp Kabushiki Kaisha Ion implantation method
US5023200A (en) * 1988-11-22 1991-06-11 The United States Of America As Represented By The United States Department Of Energy Formation of multiple levels of porous silicon for buried insulators and conductors in silicon device technologies

Also Published As

Publication number Publication date
GB9307147D0 (en) 1993-06-09
GB2271465B (en) 1994-10-26
CA2094237A1 (en) 1992-05-21
EP0558554B1 (de) 2002-12-18
JP3143473B2 (ja) 2001-03-07
GB2271465A (en) 1994-04-13
DE69133183T2 (de) 2003-08-21
JPH06502280A (ja) 1994-03-10
GB9025236D0 (en) 1991-01-02
US5387541A (en) 1995-02-07
WO1992009104A1 (en) 1992-05-29
EP0558554A1 (de) 1993-09-08
DE69133183D1 (de) 2003-01-30

Similar Documents

Publication Publication Date Title
DE69133183D1 (de) Silizium auf porösen silizium, verfahren zur herstellung und produkt
DE69434773D1 (de) Vorrichtung zur schnellen thermischen Behandlung zur Herstellung von Halbleiterwafern
DE69132117D1 (de) Verfahren zur Herstellung von Isolationszonen für Halbleiteranordnungen
DE69328758D1 (de) Verfahren zur Herstellung von SOI-Bipolar- und MOS-Transistoren
DE60130205D1 (de) Implantierungsverfahren unter verwendung substöchiometrischer sauerstoffdosen bei verschiedenen energien
DE59507973D1 (de) Verfahren zur herstellung von umhüllten tabletten
DE69025911D1 (de) Verfahren zur Herstellung von CMOS/SOI-Anordnungen mit hoher Geschwindigkeit, niedrigem Leckstrom und verbesserter Strahlungshärte
DE3888393D1 (de) BICMOS-Verfahren zur Herstellung selbstausrichtender NPN-Emitter und -Basen sowie MOSFET-Sources und -Drains.
GB8822960D0 (en) Thin film transistors their method of manufacture & display devices using such transistors
EP0663689A3 (de) Diffundierungsverfahren für integrierte Schaltkreise
KR880700862A (ko) 실리콘 웨이퍼와 같은 얇은 부분을 열 처리하는 장치
DE3751206D1 (de) Dünnschicht-Elektrolumineszentenvorrichtung und Verfahren zur Herstellung derselben.
DE69429978D1 (de) Verfahren zur Herstellung von Halbleiteranordnungen mit Isolationszonen
DE69014707D1 (de) Verfahren zur Herstellung von CMOS-Feldeffekt-Transistoren.
DE3875575D1 (de) Verfahren und vorrichtung und vorrichtung zur herstellung und behandlung von transfermembranen.
DK0985411T3 (da) Sterolestere i tabletterede faste doseringsformer
DE69022269D1 (de) Verfahren zur thermischen Behandlung von Silizium.
DE69126477D1 (de) Verfahren zur Herstellung von Feldeffekttransistoren
ATE124681T1 (de) Arzneimittelzusammensetzungen zur behandlung von psoriasis.
ATA91380A (de) Verfahren zur herstellung von prothesenschaeften und hiernach hergestellter prothesenschaft
DE3868176D1 (de) Verfahren zur herstellung von siliciumtetrachlorid.
DE69126308D1 (de) Verfahren zur herstellung von nitridierbarem siliciummaterial
DE3788841D1 (de) Halbleiterlaservorrichtung und Verfahren zur Herstellung derselben.
ATE96635T1 (de) Orthodontisches bracket aus glas.
FI925944A0 (fi) Arylalkylestrar av 4,5-dihydroxi-9,10-dihydro-9,10-dioxo-2-antracenkarboxylsyra med terapeutisk effekt

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties