ATE234508T1 - Verfahren zum isotropen ätzen von silizium, das hochselektiv gegenüber wolfram ist - Google Patents

Verfahren zum isotropen ätzen von silizium, das hochselektiv gegenüber wolfram ist

Info

Publication number
ATE234508T1
ATE234508T1 AT96105741T AT96105741T ATE234508T1 AT E234508 T1 ATE234508 T1 AT E234508T1 AT 96105741 T AT96105741 T AT 96105741T AT 96105741 T AT96105741 T AT 96105741T AT E234508 T1 ATE234508 T1 AT E234508T1
Authority
AT
Austria
Prior art keywords
silicon
tungsten
oxide
isotropic etching
highly selective
Prior art date
Application number
AT96105741T
Other languages
English (en)
Inventor
Elke Eckstein
Birgit Hoffman
Edward W Kiewra
Waldemar Walter Kocon
Mark Jay Weiss
Original Assignee
Infineon Technologies Ag
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag, Ibm filed Critical Infineon Technologies Ag
Application granted granted Critical
Publication of ATE234508T1 publication Critical patent/ATE234508T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
    • H10P50/267—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas
    • H10P50/268—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas of silicon-containing layers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/963—Removing process residues from vertical substrate surfaces

Landscapes

  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Silicon Compounds (AREA)
  • Semiconductor Memories (AREA)
  • ing And Chemical Polishing (AREA)
AT96105741T 1995-04-27 1996-04-11 Verfahren zum isotropen ätzen von silizium, das hochselektiv gegenüber wolfram ist ATE234508T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/430,011 US5670018A (en) 1995-04-27 1995-04-27 Isotropic silicon etch process that is highly selective to tungsten

Publications (1)

Publication Number Publication Date
ATE234508T1 true ATE234508T1 (de) 2003-03-15

Family

ID=23705701

Family Applications (1)

Application Number Title Priority Date Filing Date
AT96105741T ATE234508T1 (de) 1995-04-27 1996-04-11 Verfahren zum isotropen ätzen von silizium, das hochselektiv gegenüber wolfram ist

Country Status (7)

Country Link
US (1) US5670018A (de)
EP (1) EP0740334B1 (de)
JP (1) JPH09104991A (de)
KR (1) KR100432984B1 (de)
AT (1) ATE234508T1 (de)
DE (1) DE69626562T2 (de)
TW (1) TW299469B (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3612158B2 (ja) * 1996-11-18 2005-01-19 スピードファム株式会社 プラズマエッチング方法及びその装置
US6001688A (en) * 1997-12-08 1999-12-14 Advanced Micro Devices, Inc. Method of eliminating poly stringer in a memory device
KR100451496B1 (ko) * 1998-12-26 2004-12-08 주식회사 하이닉스반도체 반도체소자의금속막식각방법
US6230402B1 (en) * 1999-02-17 2001-05-15 Scitex Digital Printing, Inc. Electrical contact termination for a flexible circuit
US6362033B1 (en) * 1999-12-14 2002-03-26 Infineon Technologies Ag Self-aligned LDD formation with one-step implantation for transistor formation
US6383931B1 (en) * 2000-02-11 2002-05-07 Lam Research Corporation Convertible hot edge ring to improve low-K dielectric etch
US6514378B1 (en) 2000-03-31 2003-02-04 Lam Research Corporation Method for improving uniformity and reducing etch rate variation of etching polysilicon
US6576507B1 (en) 2000-11-14 2003-06-10 International Business Machines Corporation Selectively removable filler layer for BiCMOS process
DE10114778A1 (de) 2001-03-26 2002-10-17 Infineon Technologies Ag Verfahren zur Herstellung eines MOSFETs mit sehr kleiner Kanallänge
US6551942B2 (en) 2001-06-15 2003-04-22 International Business Machines Corporation Methods for etching tungsten stack structures
US7252738B2 (en) * 2002-09-20 2007-08-07 Lam Research Corporation Apparatus for reducing polymer deposition on a substrate and substrate support
KR100945226B1 (ko) * 2002-12-30 2010-03-03 주식회사 하이닉스반도체 등방성 건식식각을 이용한 고선택적 폴리실리콘 식각방법
US7402207B1 (en) 2004-05-05 2008-07-22 Advanced Micro Devices, Inc. Method and apparatus for controlling the thickness of a selective epitaxial growth layer
US7402485B1 (en) 2004-10-20 2008-07-22 Advanced Micro Devices, Inc. Method of forming a semiconductor device
US7456062B1 (en) 2004-10-20 2008-11-25 Advanced Micro Devices, Inc. Method of forming a semiconductor device
US7241700B1 (en) 2004-10-20 2007-07-10 Advanced Micro Devices, Inc. Methods for post offset spacer clean for improved selective epitaxy silicon growth
US20060252191A1 (en) * 2005-05-03 2006-11-09 Advanced Micro Devices, Inc. Methodology for deposition of doped SEG for raised source/drain regions
US7553732B1 (en) 2005-06-13 2009-06-30 Advanced Micro Devices, Inc. Integration scheme for constrained SEG growth on poly during raised S/D processing
US20060281271A1 (en) * 2005-06-13 2006-12-14 Advanced Micro Devices, Inc. Method of forming a semiconductor device having an epitaxial layer and device thereof
US7572705B1 (en) * 2005-09-21 2009-08-11 Advanced Micro Devices, Inc. Semiconductor device and method of manufacturing a semiconductor device
JP2008306067A (ja) * 2007-06-08 2008-12-18 Elpida Memory Inc コンタクトプラグの形成方法および半導体装置の製造方法
DE102007045734B3 (de) * 2007-09-25 2008-11-13 Qimonda Ag Verfahren zur Herstellung eines Integrierten Schaltkreises und damit hergestellter Integrierter Schaltkreis
JP6063264B2 (ja) * 2012-09-13 2017-01-18 東京エレクトロン株式会社 被処理基体を処理する方法、及びプラズマ処理装置
JP6820730B2 (ja) * 2016-12-02 2021-01-27 東京エレクトロン株式会社 エッチング方法及びプラズマ処理装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0030798B1 (de) * 1979-12-17 1983-12-28 Hughes Aircraft Company Verfahren zum Niederschlagen von Oxydschichten durch photochemischen Dampfniederschlag bei niedrigen Temperaturen
US5007982A (en) * 1988-07-11 1991-04-16 North American Philips Corporation Reactive ion etching of silicon with hydrogen bromide
US4998157A (en) * 1988-08-06 1991-03-05 Seiko Epson Corporation Ohmic contact to silicon substrate
WO1991010261A1 (en) * 1990-01-04 1991-07-11 International Business Machines Corporation Semiconductor interconnect structure utilizing a polyimide insulator
US5094712A (en) * 1990-10-09 1992-03-10 Micron Technology, Inc. One chamber in-situ etch process for oxide and conductive material
JPH05166761A (ja) * 1991-12-16 1993-07-02 Fujitsu Ltd 半導体装置の製造方法
US5242538A (en) * 1992-01-29 1993-09-07 Applied Materials, Inc. Reactive ion etch process including hydrogen radicals

Also Published As

Publication number Publication date
TW299469B (de) 1997-03-01
DE69626562T2 (de) 2004-02-19
KR100432984B1 (ko) 2004-07-31
JPH09104991A (ja) 1997-04-22
EP0740334A2 (de) 1996-10-30
KR960039182A (ko) 1996-11-21
EP0740334B1 (de) 2003-03-12
EP0740334A3 (de) 1997-05-28
DE69626562D1 (de) 2003-04-17
US5670018A (en) 1997-09-23

Similar Documents

Publication Publication Date Title
ATE234508T1 (de) Verfahren zum isotropen ätzen von silizium, das hochselektiv gegenüber wolfram ist
US8329559B2 (en) Damascene process for use in fabricating semiconductor structures having micro/nano gaps
WO2002065507A3 (en) Dynamic memory based on single electron storage
US20180226259A1 (en) Shaped Etch Profile with Oxidation
WO2018048595A1 (en) Poly directional etch by oxidation
EP0849377A3 (de) Ätzen von Titannitrid in einem Sauerstoff und Fluor enthaltenden Plasma
TW200416818A (en) A method for forming a sublithographic opening in a semiconductor process
US20070090446A1 (en) Hardmask etch for gate polyetch
EP0790643A3 (de) Trockenätzverfahren zum Strukturieren einer hochschmelzenden Metallschicht, verbessert in Bezug auf Ätzrate, Anisotropie und Selektivität gegenüber Siliziumoxid
EP0265584A3 (de) Verfahren und Materialien zum Ätzen von Siliziumdioxid unter Verwendung eines Ätzstops aus Siliziumnitrid oder siliziumreichem Siliziumdioxid
EP1801864A1 (de) Methode für ein selektives epitaktisches Wachstum von Source/Drain Gebieten
JP3181741B2 (ja) 半導体装置の製造方法
US6299788B1 (en) Silicon etching process
KR100327336B1 (ko) 미세 구조물 제조에 사용되는 물질층 식각 방법 및 이를 이용한 리소그래피 마스크 제조 방법
WO2002023612A3 (en) Process for removing an oxide during the fabrication of a resistor
JPH031825B2 (de)
KR100206884B1 (ko) 반도체 박막의 식각 방법
UST101302I4 (en) Selective reactive ion etching of polycrystalline silicon against monocrystalline silicon
JP2654143B2 (ja) 選択気相成長方法
TW429468B (en) Method for etching polysilicon
KR960001908A (ko) 포토레지스트 제거방법
KR960026400A (ko) 반도체소자의 다결정실리콘 배선 제조방법
KR980006317A (ko) 반도체 소자의 제조방법
JPH065556A (ja) 半導体装置の製造方法
WO2003041150A3 (en) Two-step etching method for hard mask removal

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties