ATE247850T1 - Vorrichtung zur kommunikation zwischen informationsverarbeitungseinheiten und mit einem gemeinsamen bus verbundenenen prozessoren - Google Patents

Vorrichtung zur kommunikation zwischen informationsverarbeitungseinheiten und mit einem gemeinsamen bus verbundenenen prozessoren

Info

Publication number
ATE247850T1
ATE247850T1 AT98402747T AT98402747T ATE247850T1 AT E247850 T1 ATE247850 T1 AT E247850T1 AT 98402747 T AT98402747 T AT 98402747T AT 98402747 T AT98402747 T AT 98402747T AT E247850 T1 ATE247850 T1 AT E247850T1
Authority
AT
Austria
Prior art keywords
units
exchange
exchange bus
memory
bus
Prior art date
Application number
AT98402747T
Other languages
English (en)
Inventor
Adrien Guezou
Marcel Ollivier
Bernard Paris
Original Assignee
Cit Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cit Alcatel filed Critical Cit Alcatel
Application granted granted Critical
Publication of ATE247850T1 publication Critical patent/ATE247850T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Exchange Systems With Centralized Control (AREA)
AT98402747T 1997-11-06 1998-11-05 Vorrichtung zur kommunikation zwischen informationsverarbeitungseinheiten und mit einem gemeinsamen bus verbundenenen prozessoren ATE247850T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9713949A FR2770665B1 (fr) 1997-11-06 1997-11-06 Dispositif d'echange entre unites de traitement d'informations a processeurs interconnectes par un bus commun

Publications (1)

Publication Number Publication Date
ATE247850T1 true ATE247850T1 (de) 2003-09-15

Family

ID=9513093

Family Applications (1)

Application Number Title Priority Date Filing Date
AT98402747T ATE247850T1 (de) 1997-11-06 1998-11-05 Vorrichtung zur kommunikation zwischen informationsverarbeitungseinheiten und mit einem gemeinsamen bus verbundenenen prozessoren

Country Status (9)

Country Link
US (1) US6131114A (de)
EP (1) EP0917062B1 (de)
JP (1) JPH11212939A (de)
CN (1) CN1109307C (de)
AT (1) ATE247850T1 (de)
CA (1) CA2250999A1 (de)
DE (1) DE69817298T2 (de)
ES (1) ES2206872T3 (de)
FR (1) FR2770665B1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6477170B1 (en) * 1999-05-21 2002-11-05 Advanced Micro Devices, Inc. Method and apparatus for interfacing between systems operating under different clock regimes with interlocking to prevent overwriting of data
US6473789B1 (en) * 1999-11-23 2002-10-29 Inventec Corporation Notebook/desktop docking system allowing both peripheral sharing and parallel processing
US7085285B2 (en) * 2000-03-01 2006-08-01 Realtek Semiconductor Corp. xDSL communications systems using shared/multi-function task blocks
RU2158319C1 (ru) * 2000-04-25 2000-10-27 Институт металлургии и материаловедения им. А.А. Байкова РАН Высокопрочная коррозионно- и износостойкая аустенитная сталь
US7398282B2 (en) * 2000-06-16 2008-07-08 Fujitsu Limited System for recording process information of a plurality of systems
US7231500B2 (en) * 2001-03-22 2007-06-12 Sony Computer Entertainment Inc. External data interface in a computer architecture for broadband networks
US7246184B2 (en) * 2002-04-12 2007-07-17 Siemens Aktiengesellschaft Method for configuring and/or operating an automation device
JP4182801B2 (ja) * 2003-04-24 2008-11-19 日本電気株式会社 マルチプロセサシステム
US7827386B2 (en) * 2003-06-30 2010-11-02 Intel Corporation Controlling memory access devices in a data driven architecture mesh array
DE10333888B3 (de) * 2003-07-22 2005-04-07 Siemens Ag Verfahren zum Steuern eines Datenaustauschs
US7139881B2 (en) * 2003-09-25 2006-11-21 International Business Machines Corporation Semiconductor device comprising a plurality of memory structures
US7272741B2 (en) * 2004-06-02 2007-09-18 Intel Corporation Hardware coordination of power management activities
JP4328334B2 (ja) 2006-03-13 2009-09-09 パナソニック株式会社 半導体集積回路装置
CN100538690C (zh) * 2006-04-10 2009-09-09 中国科学院研究生院 一种多cpu系统及cpu之间消息传递的方法
KR100799908B1 (ko) 2006-08-21 2008-01-31 엠텍비젼 주식회사 메모리에 연결된 인터페이스 모듈
GB2497525A (en) 2011-12-12 2013-06-19 St Microelectronics Ltd Controlling shared memory data flow
US9251108B2 (en) * 2012-11-05 2016-02-02 International Business Machines Corporation Managing access to shared buffer resources

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4814980A (en) * 1986-04-01 1989-03-21 California Institute Of Technology Concurrent hypercube system with improved message passing
IT1223142B (it) * 1987-11-17 1990-09-12 Honeywell Bull Spa Sistema multiprocessore di elaborazione con multiplazione di dati globali
US5237670A (en) * 1989-01-30 1993-08-17 Alantec, Inc. Method and apparatus for data transfer between source and destination modules
JPH04137081A (ja) * 1990-09-28 1992-05-12 Fuji Photo Film Co Ltd Ｅｅｐｒｏｍを有するｉｃメモリカード
JPH0619785A (ja) * 1992-03-27 1994-01-28 Matsushita Electric Ind Co Ltd 分散共有仮想メモリーとその構成方法
US5386517A (en) * 1993-01-26 1995-01-31 Unisys Corporation Dual bus communication system connecting multiple processors to multiple I/O subsystems having a plurality of I/O devices with varying transfer speeds
US5617537A (en) * 1993-10-05 1997-04-01 Nippon Telegraph And Telephone Corporation Message passing system for distributed shared memory multiprocessor system and message passing method using the same
US5675829A (en) * 1995-07-07 1997-10-07 Sun Microsystems, Inc. Method and apparatus for coordinating data transfer between hardware and software by comparing entry number of data to be transferred data to entry number of transferred data
US5887138A (en) * 1996-07-01 1999-03-23 Sun Microsystems, Inc. Multiprocessing computer system employing local and global address spaces and COMA and NUMA access modes

Also Published As

Publication number Publication date
EP0917062B1 (de) 2003-08-20
FR2770665A1 (fr) 1999-05-07
ES2206872T3 (es) 2004-05-16
CN1109307C (zh) 2003-05-21
CN1221919A (zh) 1999-07-07
JPH11212939A (ja) 1999-08-06
EP0917062A1 (de) 1999-05-19
US6131114A (en) 2000-10-10
FR2770665B1 (fr) 2002-12-20
DE69817298D1 (de) 2003-09-25
CA2250999A1 (fr) 1999-05-06
DE69817298T2 (de) 2004-05-27

Similar Documents

Publication Publication Date Title
ATE247850T1 (de) Vorrichtung zur kommunikation zwischen informationsverarbeitungseinheiten und mit einem gemeinsamen bus verbundenenen prozessoren
DE60008088D1 (de) Mehrprozessorsystem Prüfungsschaltung
DE69725790D1 (de) Speicherkarte, Speicherzugriffsverfahren und Speicherzugriffsanordnung
SE8405456D0 (sv) Mycket snabbt minnes- och minnesforvaltningssystem
ATE74675T1 (de) Mehrprozessorsteuerung fuer vektorrechner.
KR910012962A (ko) Dma제어기
DE3887552D1 (de) Zeitsteuerung für Doppelanschluss.
KR880003252A (ko) 마이크로 프로세서
DE69022644D1 (de) Steuerschaltung für den Datenausgang für eine Halbleiterspeicheranordnung.
JPS56123051A (en) Data transfer system in master slave system
ATE54379T1 (de) Einen schnellen stabilen speicher bildende elektronische vorrichtung.
WO2001016741A3 (en) Semaphore control of shared-memory
JPS57117056A (en) Microcomputer device
DE68923021D1 (de) Mikrocomputersystem, fähig zum Speicherzugriff mit hoher Geschwindigkeit.
JPS5444451A (en) Address extension system
AU6253486A (en) Method and circuit arrangement for the transmission of data signals between control devices connected to one another via a loop system
JPS6488668A (en) Bus control system
JPS62217348A (ja) インタフエ−ス装置
JPS6415856A (en) Direct memory access system
JPS6437639A (en) Semiconductor storage device
KR930017027A (ko) Risc의 넌 캐시 메모리 엑세스 회로
JPS55140937A (en) Data processing system
JPS62236197A (ja) ランダムアクセスメモリ
JPS57113166A (en) Data processor
JPS5434728A (en) Input/output control system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties