ATE266209T1 - Automatisches gerät für testbarkeitsanalyse - Google Patents

Automatisches gerät für testbarkeitsanalyse

Info

Publication number
ATE266209T1
ATE266209T1 AT01943583T AT01943583T ATE266209T1 AT E266209 T1 ATE266209 T1 AT E266209T1 AT 01943583 T AT01943583 T AT 01943583T AT 01943583 T AT01943583 T AT 01943583T AT E266209 T1 ATE266209 T1 AT E266209T1
Authority
AT
Austria
Prior art keywords
binary decision
signal
state
given signal
automatic device
Prior art date
Application number
AT01943583T
Other languages
English (en)
Inventor
Florence Akli
Alain Debreil
Christian Niquet
Original Assignee
Bull Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull Sa filed Critical Bull Sa
Application granted granted Critical
Publication of ATE266209T1 publication Critical patent/ATE266209T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318371—Methodologies therefor, e.g. algorithms, procedures

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Investigating Or Analysing Biological Materials (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Automatic Analysis And Handling Materials Therefor (AREA)
AT01943583T 2000-06-08 2001-06-07 Automatisches gerät für testbarkeitsanalyse ATE266209T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0007354A FR2810126B1 (fr) 2000-06-08 2000-06-08 Outil automatique d'analyse de testabilite
PCT/FR2001/001764 WO2001094960A1 (fr) 2000-06-08 2001-06-07 Outil automatique d'analyse de testabilite

Publications (1)

Publication Number Publication Date
ATE266209T1 true ATE266209T1 (de) 2004-05-15

Family

ID=8851099

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01943583T ATE266209T1 (de) 2000-06-08 2001-06-07 Automatisches gerät für testbarkeitsanalyse

Country Status (6)

Country Link
US (1) US20020156540A1 (de)
EP (1) EP1292839B1 (de)
AT (1) ATE266209T1 (de)
DE (1) DE60103154T2 (de)
FR (1) FR2810126B1 (de)
WO (1) WO2001094960A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7551572B2 (en) * 2005-10-21 2009-06-23 Isilon Systems, Inc. Systems and methods for providing variable protection
US7739635B2 (en) * 2007-05-10 2010-06-15 International Business Machines Corporation Conjunctive BDD building and variable quantification using case-splitting
CN104515950B (zh) * 2015-01-12 2018-05-22 华南师范大学 一种集成电路的内建自测试方法及应用

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481717A (en) * 1993-04-12 1996-01-02 Kabushiki Kaisha Toshiba Logic program comparison method for verifying a computer program in relation to a system specification
US5572535A (en) * 1994-07-05 1996-11-05 Motorola Inc. Method and data processing system for verifying the correct operation of a tri-state multiplexer in a circuit design
US5752000A (en) * 1994-08-02 1998-05-12 Cadence Design Systems, Inc. System and method for simulating discrete functions using ordered decision arrays
FR2810127B1 (fr) * 2000-06-08 2002-08-16 Bull Sa Procede pour mettre en evidence la dependance d'un signal en fonction d'un autre signal

Also Published As

Publication number Publication date
WO2001094960A1 (fr) 2001-12-13
US20020156540A1 (en) 2002-10-24
FR2810126B1 (fr) 2004-03-12
FR2810126A1 (fr) 2001-12-14
DE60103154D1 (de) 2004-06-09
EP1292839B1 (de) 2004-05-06
EP1292839A1 (de) 2003-03-19
DE60103154T2 (de) 2005-06-09

Similar Documents

Publication Publication Date Title
KR950020755A (ko) 일치 검출 회로를 갖고 있는 반도체 메모리 디바이스 및 테스트 방법
DE602006013339D1 (de) Ic-testverfahren und vorrichtung
EP1241678A3 (de) Eingebaute Selbsttestschaltung mit einem Schieberegister mit linearer Rückkopplung
KR20000005251A (ko) 프로그램가능한 딜레이를 제공하는 장치 및 방법
AU2003250369A8 (en) A digital system and method for testing analogue and mixed-signal circuits or systems
MY124258A (en) Method of testing electronic components and testing apparatus for electronic components
GB2382663A (en) System and method for testing integrated circuit devices
US7539915B1 (en) Integrated circuit testing using segmented scan chains
EP0444825A2 (de) Registerschaltung für Abfragedurchlauf
WO2002029568A3 (en) A test access port (tap) controller system and method to debug internal intermediate scan test faults
TW200736901A (en) Method and device for monitoring operations of computer system
DE60103154D1 (de) Automatisches gerät für testbarkeitsanalyse
ES8609738A1 (es) Una instalacion para comprobar circuitos electronicos fun- cionales
TW200601343A (en) Semiconductor memory device and method of testing semiconductor memory device
ATE370424T1 (de) Automatisches detektieren und routen von testsignalen
US6892338B2 (en) Analog/digital characteristics testing device and IC testing apparatus
DE69030209D1 (de) Durch Ereigniss befähigte Prüfarchitektur für integrierte Schaltungen
TW200508637A (en) Circuit testing arrangement and approach therefor
JPS645461B2 (de)
KR970051435A (ko) 멀티 비트 테스트 회로 및 그 테스트 방법
MY122055A (en) Method of testing integrated circuits
DE60103056D1 (de) Verfahren zum nachweisen der abhängigkeit eines signals von einem anderen signal
KR930006962B1 (ko) 반도체 시험방법
KR100200361B1 (ko) 별도의 테스트용 핀 없이 성능을 테스트할 수 있는 집적회로
KR0121943B1 (ko) 바운더리 스캔의 3직렬 시프트 레지스터

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties