ATE293810T1 - Integrierte schaltung mit flash - Google Patents

Integrierte schaltung mit flash

Info

Publication number
ATE293810T1
ATE293810T1 AT01960346T AT01960346T ATE293810T1 AT E293810 T1 ATE293810 T1 AT E293810T1 AT 01960346 T AT01960346 T AT 01960346T AT 01960346 T AT01960346 T AT 01960346T AT E293810 T1 ATE293810 T1 AT E293810T1
Authority
AT
Austria
Prior art keywords
flash
microprocessor
width
bus
flash memory
Prior art date
Application number
AT01960346T
Other languages
English (en)
Inventor
Hans-Joachim Gelke
Stefan Koch
Steffen Gappisch
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE293810T1 publication Critical patent/ATE293810T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Microcomputers (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
  • Bipolar Transistors (AREA)
AT01960346T 2000-06-27 2001-06-20 Integrierte schaltung mit flash ATE293810T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP00113609 2000-06-27
PCT/EP2001/007009 WO2002001375A1 (en) 2000-06-27 2001-06-20 Integrated circuit with flash

Publications (1)

Publication Number Publication Date
ATE293810T1 true ATE293810T1 (de) 2005-05-15

Family

ID=8169085

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01960346T ATE293810T1 (de) 2000-06-27 2001-06-20 Integrierte schaltung mit flash

Country Status (7)

Country Link
US (1) US6735661B2 (de)
EP (1) EP1297434B1 (de)
JP (2) JP5076133B2 (de)
KR (1) KR100814247B1 (de)
AT (1) ATE293810T1 (de)
DE (1) DE60110227T2 (de)
WO (1) WO2002001375A1 (de)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE293810T1 (de) * 2000-06-27 2005-05-15 Koninkl Philips Electronics Nv Integrierte schaltung mit flash
US7004917B2 (en) 2001-03-29 2006-02-28 Royce Medical Company Hardenable orthopaedic support (free edge)
JP4520847B2 (ja) * 2002-04-30 2010-08-11 ディーエスピー、グループ、スイッツァランド、アクチェンゲゼルシャフト 集積回路における不揮発性メモリからのデータをフェッチするための方法及び対応する集積回路
US7389384B2 (en) * 2002-04-30 2008-06-17 Dsp Group Switzerland Ag Apparatus and method for fetching data from memory
JP4031996B2 (ja) * 2003-01-30 2008-01-09 富士フイルム株式会社 メモリ装置を備えたディジタル・スチル・カメラ
ITTO20030165A1 (it) * 2003-03-06 2004-09-07 Space Cannon Vh S P A Proiettore di luce a led
ITRM20030354A1 (it) * 2003-07-17 2005-01-18 Micron Technology Inc Unita' di controllo per dispositivo di memoria.
ITMI20031893A1 (it) * 2003-10-03 2005-04-04 St Microelectronics Srl Dispositivo integrato di memoria con comandi di lettura e scrittura multipli.
US7173863B2 (en) * 2004-03-08 2007-02-06 Sandisk Corporation Flash controller cache architecture
DE602005014737D1 (de) * 2004-02-05 2009-07-16 Research In Motion Ltd System und verfahren zur erkennung der breite eines datenbusses
KR100666169B1 (ko) * 2004-12-17 2007-01-09 삼성전자주식회사 플래쉬 메모리 데이터 저장장치
US7882299B2 (en) 2004-12-21 2011-02-01 Sandisk Corporation System and method for use of on-chip non-volatile memory write cache
US20060218332A1 (en) * 2005-03-25 2006-09-28 Via Technologies, Inc. Interface circuit, system, and method for interfacing between buses of different widths
JP2008024411A (ja) * 2006-07-20 2008-02-07 Toshiba Elevator Co Ltd エレベータ制御装置
JP5401444B2 (ja) * 2007-03-30 2014-01-29 ラムバス・インコーポレーテッド 異なる種類の集積回路メモリ素子を有する階層メモリモジュールを含むシステム
US8326353B1 (en) * 2007-06-27 2012-12-04 ENORCOM Corporation Customizable mobile device
US8086769B2 (en) * 2008-01-17 2011-12-27 International Business Machines Corporation Method for detecting circular buffer overrun
US8415978B2 (en) * 2008-12-29 2013-04-09 Stmicroelectronics S.R.L. State machine for generating a pulse width modulation (PWM) waveform
US7895381B2 (en) * 2009-02-16 2011-02-22 Himax Media Solutions, Inc. Data accessing system
US8707104B1 (en) 2011-09-06 2014-04-22 Western Digital Technologies, Inc. Systems and methods for error injection in data storage systems
US9195530B1 (en) 2011-09-06 2015-11-24 Western Digital Technologies, Inc. Systems and methods for improved data management in data storage systems
US8713357B1 (en) 2011-09-06 2014-04-29 Western Digital Technologies, Inc. Systems and methods for detailed error reporting in data storage systems
US8700834B2 (en) 2011-09-06 2014-04-15 Western Digital Technologies, Inc. Systems and methods for an enhanced controller architecture in data storage systems
US9053008B1 (en) 2012-03-26 2015-06-09 Western Digital Technologies, Inc. Systems and methods for providing inline parameter service in data storage devices
US9582204B2 (en) * 2014-01-07 2017-02-28 Apple Inc. Speculative prefetching of data stored in flash memory
US10031869B1 (en) * 2014-03-28 2018-07-24 Adesto Technologies Corporation Cached memory structure and operation
US9910787B2 (en) * 2014-06-05 2018-03-06 Micron Technology, Inc. Virtual address table
KR102739276B1 (ko) * 2016-09-20 2024-12-05 삼성전자주식회사 메모리 컨트롤러의 동작 방법과, 이를 포함하는 장치들의 동작 방법들
US10489056B2 (en) * 2017-11-09 2019-11-26 Nvidia Corporation Queue manager for streaming multiprocessor systems

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4953073A (en) * 1986-02-06 1990-08-28 Mips Computer Systems, Inc. Cup chip having tag comparator and address translation unit on chip and connected to off-chip cache and main memories
JPH02272654A (ja) * 1989-04-13 1990-11-07 Nec Corp キャッシュメモリ装置
US5732241A (en) * 1990-06-27 1998-03-24 Mos Electronics, Corp. Random access cache memory controller and system
JPH06266596A (ja) * 1993-03-11 1994-09-22 Hitachi Ltd フラッシュメモリファイル記憶装置および情報処理装置
CN1046168C (zh) 1993-07-29 1999-11-03 爱特梅尔股份有限公司 用于微控制器的可遥控改编程序的程序存储器
US6026027A (en) * 1994-01-31 2000-02-15 Norand Corporation Flash memory system having memory cache
US5726937A (en) * 1994-01-31 1998-03-10 Norand Corporation Flash memory system having memory cache
JPH07325898A (ja) * 1994-06-02 1995-12-12 Hitachi Ltd 記憶装置
US5696929A (en) * 1995-10-03 1997-12-09 Intel Corporation Flash EEPROM main memory in a computer system
JPH09231130A (ja) * 1996-02-26 1997-09-05 Mitsubishi Electric Corp マイクロコンピュータ
US5937174A (en) * 1996-06-28 1999-08-10 Lsi Logic Corporation Scalable hierarchial memory structure for high data bandwidth raid applications
US5860097A (en) * 1996-09-23 1999-01-12 Hewlett-Packard Company Associative cache memory with improved hit time
JP3743789B2 (ja) * 1996-10-24 2006-02-08 株式会社ルネサステクノロジ メモリとプロセサとが同一チップ上に形成されたマイクロコンピュータ
US5768287A (en) * 1996-10-24 1998-06-16 Micron Quantum Devices, Inc. Apparatus and method for programming multistate memory device
US5903916A (en) * 1996-12-16 1999-05-11 Intel Corporation Computer memory subsystem and method for performing opportunistic write data transfers during an access latency period within a read or refresh operation
US5937423A (en) * 1996-12-26 1999-08-10 Intel Corporation Register interface for flash EEPROM memory arrays
US5802602A (en) * 1997-01-17 1998-09-01 Intel Corporation Method and apparatus for performing reads of related data from a set-associative cache memory
US5822251A (en) * 1997-08-25 1998-10-13 Bit Microsystems, Inc. Expandable flash-memory mass-storage using shared buddy lines and intermediate flash-bus between device-specific buffers and flash-intelligent DMA controllers
US6088777A (en) * 1997-11-12 2000-07-11 Ericsson Messaging Systems, Inc. Memory system and method for dynamically allocating a memory divided into plural classes with different block sizes to store variable length messages
US6308241B1 (en) * 1997-12-22 2001-10-23 U.S. Philips Corporation On-chip cache file register for minimizing CPU idle cycles during cache refills
JP3732637B2 (ja) * 1997-12-26 2006-01-05 株式会社ルネサステクノロジ 記憶装置、記憶装置のアクセス方法及び半導体装置
US6425065B2 (en) * 1997-12-31 2002-07-23 Intel Corporation Tag RAM with selection module for a variable width address field
US6041400A (en) 1998-10-26 2000-03-21 Sony Corporation Distributed extensible processing architecture for digital signal processing applications
WO2000025208A1 (en) 1998-10-28 2000-05-04 Zf Linux Devices, Inc. Processor system with fail safe bios configuration
US6282643B1 (en) * 1998-11-20 2001-08-28 International Business Machines Corporation Computer system having flash memory BIOS which can be accessed remotely while protected mode operating system is running
JP2000276402A (ja) * 1999-03-24 2000-10-06 Kokusai Electric Co Ltd フラッシュメモリ駆動方法及びフラッシュメモリ装置
US6321315B1 (en) * 1999-09-30 2001-11-20 Micron Technology, Inc. Method and apparatus to reduce memory read latency
US6434674B1 (en) * 2000-04-04 2002-08-13 Advanced Digital Information Corporation Multiport memory architecture with direct data flow
ATE293810T1 (de) * 2000-06-27 2005-05-15 Koninkl Philips Electronics Nv Integrierte schaltung mit flash
WO2002001573A1 (en) * 2000-06-27 2002-01-03 Koninklijke Philips Electronics N.V. Integrated circuit with flash memory
US6836816B2 (en) * 2001-03-28 2004-12-28 Intel Corporation Flash memory low-latency cache

Also Published As

Publication number Publication date
WO2002001375A1 (en) 2002-01-03
KR100814247B1 (ko) 2008-03-17
JP5076133B2 (ja) 2012-11-21
EP1297434A1 (de) 2003-04-02
KR20030009290A (ko) 2003-01-29
JP2004502240A (ja) 2004-01-22
EP1297434B1 (de) 2005-04-20
JP2012198935A (ja) 2012-10-18
US20020013874A1 (en) 2002-01-31
US6735661B2 (en) 2004-05-11
DE60110227T2 (de) 2006-02-09
DE60110227D1 (de) 2005-05-25

Similar Documents

Publication Publication Date Title
ATE293810T1 (de) Integrierte schaltung mit flash
Mulder et al. An area model for on-chip memories and its application
PL176554B1 (pl) Sposób przesyłania informacji między jednostką przetwarzającą systemu komputerowego, zewnętrzną pamięcią podręczną i pamięcią główną oraz system komputerowy
EP1341185B8 (de) Verfahren zur Reudzierung der Programmier- und Lese-Störungen eines nicht-flüchtigen Speichers
BR9907295A (pt) Módulo de cartão-chip para sensores biométricos
EP1179781A3 (de) Programmierbare Ausschaltung von einem oder mehreren Cache-Einträgen
WO1996025720A3 (en) Integrated circuit
IL187807A0 (en) Method and apparatus for managing cache memory accesses
BRPI0401586A (pt) Registrador de dados fiscais
US6944714B2 (en) Method and apparatus for saving microprocessor power when sequentially accessing the microprocessor's instruction cache
CN107229576A (zh) 一种降低片上系统运行功耗的装置和方法
KR20110128787A (ko) 뱅크형 메모리에서의 선형 메모리를 갖는 마이크로컨트롤러
KR101005633B1 (ko) 일정한 개수의 가변 길이 명령을 가진 명령 캐시
Kucuk et al. Energy: efficient instruction dispatch buffer design for superscalar processors
CN102844815B (zh) 用于同时提供至少一个安全存储区域和至少一个非安全存储区域的存储模块
EP0935254A3 (de) Speicher und Datenprozessor mit Speicher
KR970066889A (ko) 다중레벨 분기 예측 방법 및 장치
TW200710656A (en) Nonvolatile memory device and method of reducing data transfer time of nonvolatile memory device
WO2006102665A3 (en) Global modified indicator to reduce power consumption on cache miss
Diefendorff Jalapeno Powers Cyrix’s M3
TW200644161A (en) Semiconductor integrated circuit having layout in which buffers or protection circuits are arranged in concentrated manner
US7120749B2 (en) Cache mechanism
US11507174B2 (en) System physical address size aware cache memory
Kim et al. Reducing Power and Energy Consumption of Nonvolatile Microcontrollers with Transparent On-Chip Instruction Cache
Murabayashi et al. A 400MHz 160-word× 64-bit 14-port floating-point register file macrocell for a superscalar RISC processor

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties