ATE295016T1 - Takterzeugungsschaltung und integrierte schaltung zur wiedergabe eines audiosignals mit einer solchen takterzeugungsschaltung - Google Patents

Takterzeugungsschaltung und integrierte schaltung zur wiedergabe eines audiosignals mit einer solchen takterzeugungsschaltung

Info

Publication number
ATE295016T1
ATE295016T1 AT01994672T AT01994672T ATE295016T1 AT E295016 T1 ATE295016 T1 AT E295016T1 AT 01994672 T AT01994672 T AT 01994672T AT 01994672 T AT01994672 T AT 01994672T AT E295016 T1 ATE295016 T1 AT E295016T1
Authority
AT
Austria
Prior art keywords
generation circuit
input
clock generation
clock signal
logical unit
Prior art date
Application number
AT01994672T
Other languages
English (en)
Inventor
Cuyper Steven H De
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE295016T1 publication Critical patent/ATE295016T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
    • G11B20/1426—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code conversion to or from block codes or representations thereof
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Audible-Bandwidth Dynamoelectric Transducers Other Than Pickups (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
AT01994672T 2000-11-23 2001-11-15 Takterzeugungsschaltung und integrierte schaltung zur wiedergabe eines audiosignals mit einer solchen takterzeugungsschaltung ATE295016T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP00204166 2000-11-23
PCT/EP2001/013335 WO2002043245A2 (en) 2000-11-23 2001-11-15 Clock generation circuit and integrated circuit for reproducing an audio signal comprising such a clock generation circuit

Publications (1)

Publication Number Publication Date
ATE295016T1 true ATE295016T1 (de) 2005-05-15

Family

ID=8172321

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01994672T ATE295016T1 (de) 2000-11-23 2001-11-15 Takterzeugungsschaltung und integrierte schaltung zur wiedergabe eines audiosignals mit einer solchen takterzeugungsschaltung

Country Status (7)

Country Link
US (1) US6690631B2 (de)
EP (1) EP1342320B1 (de)
JP (1) JP2004515025A (de)
CN (1) CN1295880C (de)
AT (1) ATE295016T1 (de)
DE (1) DE60110631T2 (de)
WO (1) WO2002043245A2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100530962C (zh) * 2005-03-03 2009-08-19 凌阳科技股份有限公司 时钟脉冲调整方法与具有时钟脉冲调整功能的电子装置
US8081017B2 (en) * 2006-11-29 2011-12-20 Nec Corporation Clock signal frequency dividing circuit and clock signal frequency dividing method
JP6946773B2 (ja) * 2017-06-20 2021-10-06 セイコーエプソン株式会社 リアルタイムクロックモジュール、電子機器、移動体及び情報処理システム
CN117349093B (zh) * 2023-09-21 2024-08-13 深圳市紫光同创电子有限公司 眼图监测电路、芯片及电子设备

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4669089A (en) * 1985-09-30 1987-05-26 The Boeing Company Suppressed clock pulse-duration modulator for direct sequence spread spectrum transmission systems
EP0551969A2 (de) 1987-09-28 1993-07-21 Compaq Computer Corporation Schaltkreis und Verfahren zur Erzeugung von Taktteilung und Taktsynchronisation
US5341479A (en) * 1989-01-31 1994-08-23 Storage Technology Corporation Address mark triggered read/write head buffer
US5036528A (en) 1990-01-29 1991-07-30 Tandem Computers Incorporated Self-calibrating clock synchronization system
FI88837C (fi) * 1991-08-15 1993-07-12 Nokia Mobile Phones Ltd Frekvensdividering med udda tal och decimaltal
JPH07245603A (ja) * 1994-01-11 1995-09-19 Fujitsu Ltd ジッタ抑圧制御方法およびその回路
US5666079A (en) * 1994-05-06 1997-09-09 Plx Technology, Inc. Binary relative delay line
DE4443790C1 (de) * 1994-12-08 1996-04-18 Sgs Thomson Microelectronics Verfahren und Vorrichtung zur Phasensynchronisation mit einem RDS-Signal
ES2182965T3 (es) * 1995-04-28 2003-03-16 Koninkl Philips Electronics Nv Sistema para almacenar y reproducir informacion.
US6081146A (en) * 1996-09-25 2000-06-27 Kabushiki Kaisha Toshiba Interface circuit and interface circuit delay time controlling method
EP0869618B1 (de) 1997-04-02 2006-06-07 Koninklijke Philips Electronics N.V. Synchronisierungsschaltung
US6028727A (en) * 1997-09-05 2000-02-22 Cirrus Logic, Inc. Method and system to improve single synthesizer setting times for small frequency steps in read channel circuits
CA2250538A1 (en) * 1998-10-30 2000-04-30 Mosaid Technologies Incorporated Duty cycle regulator
JP3112898B2 (ja) * 1999-02-12 2000-11-27 日本電気アイシーマイコンシステム株式会社 位相同期回路、偏向補正回路及びディスプレイ装置
CA2270516C (en) * 1999-04-30 2009-11-17 Mosaid Technologies Incorporated Frequency-doubling delay locked loop

Also Published As

Publication number Publication date
DE60110631T2 (de) 2006-01-19
WO2002043245A3 (en) 2002-11-14
CN1418404A (zh) 2003-05-14
CN1295880C (zh) 2007-01-17
WO2002043245A2 (en) 2002-05-30
US20020080704A1 (en) 2002-06-27
EP1342320A2 (de) 2003-09-10
DE60110631D1 (de) 2005-06-09
EP1342320B1 (de) 2005-05-04
US6690631B2 (en) 2004-02-10
JP2004515025A (ja) 2004-05-20

Similar Documents

Publication Publication Date Title
DE60216803D1 (de) Fifo als übergang von taktregionen
KR920001518A (ko) 반도체 집적회로
DE69832015D1 (de) Halbleiterspeicher mit einer Prüfschaltung
KR960018901A (ko) 피이드백 래치 및 피이드백 래치의 피이드백 동작 형성 방법
AU2002360740A1 (en) Spread spectrum clocking tolerant receivers
DE60110631D1 (de) Takterzeugungsschaltung und integrierte schaltung zur wiedergabe eines audiosignals mit einer solchen takterzeugungsschaltung
TW200513824A (en) Synchronizer apparatus for synchronizing data from one clock domain to another clock domain
EP0766251A3 (de) Halbleiterspeicheranordnung mit erweitertem Bereich eines verriegelbaren Eingangssignals
KR920020971A (ko) 디지틀 전송 테스트 신호 발생 회로
EP0854485A3 (de) Synchroner Halbleiterspeicher zur Verbesserung der Last einer Taktsignalleitung
TW373401B (en) Image signal processing circuit
TW377505B (en) Semiconductor integrated circuit
US20080260165A1 (en) Digital modulator and digital modulating method
TW341002B (en) Wave generation circuit for reading ROM data and generating wave signals and flat matrix display apparatus using the same circuit
WO1996037954A3 (en) Circuit for generating a demand-based gated clock
CA2235529A1 (en) Deinterleaver
KR920005531A (ko) 고속도신호 다중화장치
TW256886B (de)
SG142111A1 (en) Systems and methods for facilitating testing of pad receivers of integrated circuits
JPH05135226A (ja) 非接触型情報媒体
TW353175B (en) Decoding method of synchronous semiconductor memory device and decoding circuit thereof
SE9501176L (sv) Anordning och förfarande för att inbördes synkronisera applikationsspecifika integrerade kretsar (ASIC)
KR200208778Y1 (ko) 전자카드
JPH09261359A (ja) メモリカード内蔵携帯電話及びその使用によるデータ伝送方法
FR2685797B1 (fr) Double carte a puce.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties