ATE329316T1 - Verfahren und vorrichtung zur übertragung von paketen in einem symmetrischen mehrprozessorsystem - Google Patents

Verfahren und vorrichtung zur übertragung von paketen in einem symmetrischen mehrprozessorsystem

Info

Publication number
ATE329316T1
ATE329316T1 AT02749086T AT02749086T ATE329316T1 AT E329316 T1 ATE329316 T1 AT E329316T1 AT 02749086 T AT02749086 T AT 02749086T AT 02749086 T AT02749086 T AT 02749086T AT E329316 T1 ATE329316 T1 AT E329316T1
Authority
AT
Austria
Prior art keywords
node
master
master agent
request transaction
combined response
Prior art date
Application number
AT02749086T
Other languages
English (en)
Inventor
Ravi Kumar Arimilli
Guy Lynn Guthrie
Jody Bern Joyner
Jerry Don Lewis
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE329316T1 publication Critical patent/ATE329316T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/42—Loop networks
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
AT02749086T 2001-07-31 2002-07-25 Verfahren und vorrichtung zur übertragung von paketen in einem symmetrischen mehrprozessorsystem ATE329316T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/918,812 US6910062B2 (en) 2001-07-31 2001-07-31 Method and apparatus for transmitting packets within a symmetric multiprocessor system

Publications (1)

Publication Number Publication Date
ATE329316T1 true ATE329316T1 (de) 2006-06-15

Family

ID=25441004

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02749086T ATE329316T1 (de) 2001-07-31 2002-07-25 Verfahren und vorrichtung zur übertragung von paketen in einem symmetrischen mehrprozessorsystem

Country Status (8)

Country Link
US (1) US6910062B2 (de)
EP (1) EP1412871B1 (de)
KR (1) KR100516286B1 (de)
CN (1) CN1271540C (de)
AT (1) ATE329316T1 (de)
AU (1) AU2002319498A1 (de)
DE (1) DE60212142T2 (de)
WO (1) WO2003012674A2 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7996843B2 (en) * 1999-08-25 2011-08-09 Qnx Software Systems Gmbh & Co. Kg Symmetric multi-processor system
US7543087B2 (en) * 2002-04-22 2009-06-02 Alacritech, Inc. Freeing transmit memory on a network interface device prior to receiving an acknowledgement that transmit data has been received by a remote device
US7073004B2 (en) * 2002-12-12 2006-07-04 International Business Machines Corporation Method and data processing system for microprocessor communication in a cluster-based multi-processor network
US7765269B2 (en) * 2003-11-05 2010-07-27 Renesas Technology Corporation Communications system, and information processing device and control device incorporating said communications system
US7007128B2 (en) * 2004-01-07 2006-02-28 International Business Machines Corporation Multiprocessor data processing system having a data routing mechanism regulated through control communication
US20060161647A1 (en) * 2004-12-22 2006-07-20 Waldemar Wojtkiewicz Method and apparatus providing measurement of packet latency in a processor
US8205024B2 (en) * 2006-11-16 2012-06-19 International Business Machines Corporation Protecting ownership transfer with non-uniform protection windows
US7734876B2 (en) * 2006-11-16 2010-06-08 International Business Machines Corporation Protecting ownership transfer with non-uniform protection windows
US7818508B2 (en) * 2007-04-27 2010-10-19 Hewlett-Packard Development Company, L.P. System and method for achieving enhanced memory access capabilities
US20080270708A1 (en) * 2007-04-30 2008-10-30 Craig Warner System and Method for Achieving Cache Coherency Within Multiprocessor Computer System
US7904676B2 (en) * 2007-04-30 2011-03-08 Hewlett-Packard Development Company, L.P. Method and system for achieving varying manners of memory access
US20090303888A1 (en) * 2007-05-03 2009-12-10 Honeywell International Inc. Method and system for optimizing wireless networks through feedback and adaptation
US8200270B2 (en) * 2007-08-20 2012-06-12 Honeywell International Inc. Method for adusting power at a node
US8782779B2 (en) * 2007-09-26 2014-07-15 Hewlett-Packard Development Company, L.P. System and method for achieving protected region within computer system
US8612973B2 (en) * 2007-09-26 2013-12-17 Hewlett-Packard Development Company, L.P. Method and system for handling interrupts within computer system during hardware resource migration
US9207990B2 (en) * 2007-09-28 2015-12-08 Hewlett-Packard Development Company, L.P. Method and system for migrating critical resources within computer systems
US7899483B2 (en) * 2007-10-08 2011-03-01 Honeywell International Inc. Method and system for performing distributed outer loop power control in wireless communication networks
US8107387B2 (en) * 2008-03-25 2012-01-31 Honeywell International Inc. Method to operate a wireless network having a predictable and stable performance
US8635411B2 (en) 2011-07-18 2014-01-21 Arm Limited Data processing apparatus and method for managing coherency of cached data
US9613120B1 (en) * 2014-11-11 2017-04-04 Amazon Technologies, Inc. Replicated database startup for common database storage
CN108333558B (zh) * 2018-02-07 2021-11-16 南京邮电大学 一种室内定位系统中快速测量Tof和Tdoa的方法
CN110533503B (zh) * 2019-08-12 2022-02-18 厦门网宿有限公司 一种数据处理方法及装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4949272A (en) * 1988-12-16 1990-08-14 Pitney Bowes Inc. Flexible billing rate for mail communication systems
US4965793A (en) * 1989-02-03 1990-10-23 Digital Equipment Corporation Method and apparatus for interfacing a system control unit for a multi-processor
US5544347A (en) * 1990-09-24 1996-08-06 Emc Corporation Data storage system controlled remote data mirroring with respectively maintained data indices
US6263374B1 (en) * 1992-09-17 2001-07-17 International Business Machines Corporation Apparatus for coupling a bus-based architecture to a switch network
US5613071A (en) * 1995-07-14 1997-03-18 Intel Corporation Method and apparatus for providing remote memory access in a distributed memory multiprocessor system
US5887146A (en) * 1995-08-14 1999-03-23 Data General Corporation Symmetric multiprocessing computer with non-uniform memory access architecture
US5680571A (en) * 1995-12-28 1997-10-21 Unisys Corporation Multi-processor data processing system with multiple, separate instruction and operand second level caches
US5900020A (en) * 1996-06-27 1999-05-04 Sequent Computer Systems, Inc. Method and apparatus for maintaining an order of write operations by processors in a multiprocessor computer to maintain memory consistency
US6038645A (en) * 1996-08-28 2000-03-14 Texas Instruments Incorporated Microprocessor circuits, systems, and methods using a combined writeback queue and victim cache
US6253292B1 (en) * 1997-08-22 2001-06-26 Seong Tae Jhang Distributed shared memory multiprocessor system based on a unidirectional ring bus using a snooping scheme
US6484224B1 (en) * 1999-11-29 2002-11-19 Cisco Technology Inc. Multi-interface symmetric multiprocessor
US6606702B1 (en) * 2000-06-06 2003-08-12 International Business Machines Corporation Multiprocessor speculation mechanism with imprecise recycling of storage operations
US6880073B2 (en) * 2000-12-28 2005-04-12 International Business Machines Corporation Speculative execution of instructions and processes before completion of preceding barrier operations

Also Published As

Publication number Publication date
WO2003012674A3 (en) 2003-12-18
CN1527975A (zh) 2004-09-08
EP1412871B1 (de) 2006-06-07
DE60212142D1 (de) 2006-07-20
AU2002319498A1 (en) 2003-02-17
KR20040012961A (ko) 2004-02-11
KR100516286B1 (ko) 2005-09-21
WO2003012674A2 (en) 2003-02-13
DE60212142T2 (de) 2007-04-19
EP1412871A2 (de) 2004-04-28
US6910062B2 (en) 2005-06-21
CN1271540C (zh) 2006-08-23
US20030033350A1 (en) 2003-02-13

Similar Documents

Publication Publication Date Title
ATE329316T1 (de) Verfahren und vorrichtung zur übertragung von paketen in einem symmetrischen mehrprozessorsystem
CN101232425B (zh) 一种总线式分布控制系统主从站对端控制方法
CN1608255B (zh) 使用包括扩展类型/扩展长度字段的分组头部的计算机系统中的代理之间的通信事务类型
EP1241592A3 (de) Vermeidung von Kollisionen in bidirektionalen Datenbankreplikationen
ATE38923T1 (de) Verfahren und vorrichtung zur detektion und regeneration eines verlorengegangenen tokens in einem datenuebertragungssystem auf tokenbasis.
DE60006488D1 (de) Fehlerrückgewinnung in einem geregeltem datennetzwerk
ATE314691T1 (de) System, verfahren und produkt zur verwaltung des datenverkehrs in einem netzwerk
ATE281667T1 (de) Methode und vorrichtung zur ankopplung von single master geräten an eine multimaster wired-and busumgebung
US5317564A (en) Merging network for collection of data from multi-computers
US6604122B1 (en) Method and apparatus for evaluating a data processing request performed by distributed processes
US20050228926A1 (en) Virtual-bus interface and associated system and method
CN102984084A (zh) 计算机集群中节点间数据传输方法和系统
US7047284B1 (en) Transfer request bus node for transfer controller with hub and ports
CN115731031A (zh) 区块链交易方法、装置及设备
WO2017132879A1 (zh) 一种根据位置推送信息技术的数据统计方法及服务器
WO2016095340A1 (zh) 数据发送成功的确认方法及装置
CN121418227B (zh) 一种基于srb总线的通信报文传送方法及相关设备
CN103493031A (zh) 增加在基于约束链路的多处理器系统中的输入输出中心
US20020095634A1 (en) Sequence-based verification method and system
WO2017132885A1 (zh) 一种统计推送信息技术的使用数据的方法及服务器
CN120804020A (zh) 一种片上网络数据传输系统及传输方法与片上系统
WO2006019602A3 (en) Vmebus split-read transaction
GB2359169A (en) Method and apparatus for decoupling internal latencies of a bus bridge from those on an external bus
CN105740053B (zh) 一种芯片验证c模型的驱动系统及方法
WO2017132882A1 (zh) 统计根据目的地推送信息技术数据的方法及系统

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties