ATE347111T1 - Mehrpegelsignalschnittstellenprüfung mit binärer prüfvorrichtung durch emulation von mehrpegelsignalen - Google Patents

Mehrpegelsignalschnittstellenprüfung mit binärer prüfvorrichtung durch emulation von mehrpegelsignalen

Info

Publication number
ATE347111T1
ATE347111T1 AT02798942T AT02798942T ATE347111T1 AT E347111 T1 ATE347111 T1 AT E347111T1 AT 02798942 T AT02798942 T AT 02798942T AT 02798942 T AT02798942 T AT 02798942T AT E347111 T1 ATE347111 T1 AT E347111T1
Authority
AT
Austria
Prior art keywords
signals
emulation
signal interface
test device
level
Prior art date
Application number
AT02798942T
Other languages
English (en)
Inventor
Carl W Werner
Jared L Zerbe
William F Stoencypher
Haw-Jyh Liaw
Timothy C Chang
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=27130338&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ATE347111(T1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from US09/953,486 external-priority patent/US7162672B2/en
Priority claimed from US09/953,514 external-priority patent/US20030070126A1/en
Application filed by Rambus Inc filed Critical Rambus Inc
Application granted granted Critical
Publication of ATE347111T1 publication Critical patent/ATE347111T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31715—Testing of input or output circuits; test of circuitry between the I/C pins and the functional core, e.g. testing of input or output driver, receiver, buffer
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5004—Voltage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Dc Digital Transmission (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Logic Circuits (AREA)
  • Amplifiers (AREA)
AT02798942T 2001-09-14 2002-09-09 Mehrpegelsignalschnittstellenprüfung mit binärer prüfvorrichtung durch emulation von mehrpegelsignalen ATE347111T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/953,486 US7162672B2 (en) 2001-09-14 2001-09-14 Multilevel signal interface testing with binary test apparatus by emulation of multilevel signals
US09/953,514 US20030070126A1 (en) 2001-09-14 2001-09-14 Built-in self-testing of multilevel signal interfaces

Publications (1)

Publication Number Publication Date
ATE347111T1 true ATE347111T1 (de) 2006-12-15

Family

ID=27130338

Family Applications (2)

Application Number Title Priority Date Filing Date
AT02798941T ATE345509T1 (de) 2001-09-14 2002-09-09 Eingebaute selbstprüfung von mehrpegelsignalschnittstellen
AT02798942T ATE347111T1 (de) 2001-09-14 2002-09-09 Mehrpegelsignalschnittstellenprüfung mit binärer prüfvorrichtung durch emulation von mehrpegelsignalen

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT02798941T ATE345509T1 (de) 2001-09-14 2002-09-09 Eingebaute selbstprüfung von mehrpegelsignalschnittstellen

Country Status (4)

Country Link
EP (2) EP1425593B1 (de)
AT (2) ATE345509T1 (de)
DE (2) DE60216484T2 (de)
WO (2) WO2003025600A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7397848B2 (en) 2003-04-09 2008-07-08 Rambus Inc. Partial response receiver
US7092472B2 (en) 2003-09-16 2006-08-15 Rambus Inc. Data-level clock recovery
US7126378B2 (en) 2003-12-17 2006-10-24 Rambus, Inc. High speed signaling system with adaptive transmit pre-emphasis
US7233164B2 (en) 2003-12-17 2007-06-19 Rambus Inc. Offset cancellation in a multi-level signaling system
WO2012123969A2 (en) * 2011-03-14 2012-09-20 Indian Institute Of Technology Bombay Methods for generating multi-level pseudo-random sequences
US9535119B2 (en) 2014-06-30 2017-01-03 Intel Corporation Duty cycle based timing margining for I/O AC timing
DE102015205478A1 (de) * 2015-03-26 2016-09-29 Bayerische Motoren Werke Aktiengesellschaft Verfahren und Vorrichtung zur Konfiguration einer Übertragungsverbindung
US10381098B2 (en) 2017-11-28 2019-08-13 International Business Machines Corporation Memory interface latch with integrated write-through and fence functions
US10229748B1 (en) 2017-11-28 2019-03-12 International Business Machines Corporation Memory interface latch with integrated write-through function

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1533576A (en) * 1975-09-24 1978-11-29 Computer Technology Ltd Computer systems
US5097144A (en) * 1990-04-30 1992-03-17 International Business Machines Corporation Driver circuit for testing bi-directional transceiver semiconductor products
JP2766119B2 (ja) * 1992-04-20 1998-06-18 日本電気株式会社 空間スイッチ回路
US6055661A (en) * 1994-06-13 2000-04-25 Luk; Fong System configuration and methods for on-the-fly testing of integrated circuits
JPH10325854A (ja) * 1997-05-26 1998-12-08 Sony Corp 半導体装置
US6275962B1 (en) * 1998-10-23 2001-08-14 Teradyne, Inc. Remote test module for automatic test equipment
US6230221B1 (en) * 1998-12-30 2001-05-08 Emc Corporation Data storage system having a host computer coupled to bank of disk drives through interface comprising plurality of directors, busses, and reference voltage generators
US6452411B1 (en) * 1999-03-01 2002-09-17 Formfactor, Inc. Efficient parallel testing of integrated circuit devices using a known good device to generate expected responses
US6175939B1 (en) * 1999-03-30 2001-01-16 Credence Systems Corporation Integrated circuit testing device with dual purpose analog and digital channels

Also Published As

Publication number Publication date
DE60216125D1 (de) 2006-12-28
ATE345509T1 (de) 2006-12-15
DE60216484D1 (de) 2007-01-11
EP1425594B1 (de) 2006-11-29
EP1425594A1 (de) 2004-06-09
EP1425593B1 (de) 2006-11-15
EP1425593A4 (de) 2005-01-12
WO2003025600A1 (en) 2003-03-27
WO2003025599A1 (en) 2003-03-27
EP1425594A4 (de) 2005-01-12
EP1425593A1 (de) 2004-06-09
DE60216484T2 (de) 2007-08-23
DE60216125T2 (de) 2007-10-04

Similar Documents

Publication Publication Date Title
US7162672B2 (en) Multilevel signal interface testing with binary test apparatus by emulation of multilevel signals
WO2003016929A3 (en) Pin electronics interface circuit
EP0547682A3 (de)
TW350956B (en) Semiconductor memory testing device
AU2001281135A1 (en) Test system for smart card and identification devices and the like
ATE347111T1 (de) Mehrpegelsignalschnittstellenprüfung mit binärer prüfvorrichtung durch emulation von mehrpegelsignalen
US5146161A (en) Integrated circuit test system
DE69806904D1 (de) Halbleiterpruefgeraet mit schaltkreis zur datenserialisierung
FR2712720B1 (fr) Circuit de test multibit pour dispositif de mémoire à semi-conducteurs.
DE69704888D1 (de) Steuerschaltung für den Datenausgang für eine Halbleiterspeicheranordnung mit einer Pipelinestruktur
FR2438301A1 (fr) Circuit de detection de signaux d'un capteur magnetique
KR970017690A (ko) 과전류를 방지하기 위한 번-인 단축회로를 내장한 반도체 메모리 장치
FR2701426B3 (fr) Dispositif perfectionné de guide indicateur du point de lecture.
KR900013609A (ko) 집적 회로용 이벤트 제한 검사 구조물
KR970055599A (ko) 전송 데이타 정형 장치
DE68913902D1 (de) Integrierte Schaltung mit einer Signaldiskriminierungsschaltung und Verfahren zu deren Prüfung.
MY128470A (en) Boundary-scan testing opto-electronic devices.
DE60105168D1 (de) Automatische Abtastprüfung von komplexen integrierten Schaltungen
KR980012795A (ko) 다중 비트 버스상에서 독립적으로 발생되는 단안정 신호검출 및 전송회로
KR960024424A (ko) 롬(rom) 소자 테스트 방법 및 시스템
KR930020286A (ko) 모뎀 운용 테스트 회로
KR960027607A (ko) 시험데이타의 에러 확산 방지 장치
TW363190B (en) Semiconductor memory apparatus
KR940008352A (ko) 디지탈 교환기의 동기 시험 방법 및 회로
JPH02189047A (ja) データ変換装置検査システム

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties