ATE355669T1 - Empfänger zur rückgewinnung von in einem seriellen kommunikationskanal kodierten daten - Google Patents

Empfänger zur rückgewinnung von in einem seriellen kommunikationskanal kodierten daten

Info

Publication number
ATE355669T1
ATE355669T1 AT00302304T AT00302304T ATE355669T1 AT E355669 T1 ATE355669 T1 AT E355669T1 AT 00302304 T AT00302304 T AT 00302304T AT 00302304 T AT00302304 T AT 00302304T AT E355669 T1 ATE355669 T1 AT E355669T1
Authority
AT
Austria
Prior art keywords
receiver
data encoded
signal
communications channel
symbols
Prior art date
Application number
AT00302304T
Other languages
English (en)
Inventor
Alexander Julian Eglit
Original Assignee
Genesis Microchip Delaware Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Genesis Microchip Delaware Inc filed Critical Genesis Microchip Delaware Inc
Application granted granted Critical
Publication of ATE355669T1 publication Critical patent/ATE355669T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • G09G5/008—Clock recovery
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/026—Arrangements for coupling transmitters, receivers or transceivers to transmission lines; Line drivers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Communication Control (AREA)
AT00302304T 1999-09-27 2000-03-22 Empfänger zur rückgewinnung von in einem seriellen kommunikationskanal kodierten daten ATE355669T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/406,332 US6272193B1 (en) 1999-09-27 1999-09-27 Receiver to recover data encoded in a serial communication channel

Publications (1)

Publication Number Publication Date
ATE355669T1 true ATE355669T1 (de) 2006-03-15

Family

ID=23607520

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00302304T ATE355669T1 (de) 1999-09-27 2000-03-22 Empfänger zur rückgewinnung von in einem seriellen kommunikationskanal kodierten daten

Country Status (7)

Country Link
US (2) US6272193B1 (de)
EP (1) EP1087564B1 (de)
JP (1) JP4663850B2 (de)
KR (1) KR100400186B1 (de)
AT (1) ATE355669T1 (de)
DE (1) DE60033606T2 (de)
TW (1) TW474083B (de)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100346837B1 (ko) * 2000-09-02 2002-08-03 삼성전자 주식회사 클럭 스큐에 의한 에러를 최소화하는 데이타 복원 장치 및그 방법
EP1356430B1 (de) * 2000-10-13 2010-07-14 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Verfahren zum überwachten trainieren eines iterativen künstlichen neuronalen netzwerks
GB0100202D0 (en) * 2001-01-04 2001-02-14 Koninkl Philips Electronics Nv Receiver having a variable threshold slicer stage and a method of updating the threshold levels of the slicer stage
KR100414705B1 (ko) * 2001-08-18 2004-01-13 학교법인 인하학원 천이/비천이 표본점 계산을 이용한 과표본 데이터 복원 방법 및 장치
KR100413765B1 (ko) * 2001-08-27 2003-12-31 삼성전자주식회사 비 정수배 오버 샘플링에 의해 전력 소모를 낮추는 데이터복원 회로
US20030061564A1 (en) * 2001-09-27 2003-03-27 Maddux John T. Serial data extraction using two cycles of edge information
US7167883B2 (en) * 2001-12-17 2007-01-23 Mysticom Ltd. Filter with multipliers operating in ones complement arithmetic
US7257169B2 (en) * 2001-12-17 2007-08-14 Mysticom Ltd. Deserializer
US7006585B2 (en) * 2001-12-31 2006-02-28 Texas Instruments Incorporated Recovering data encoded in serial communication channels
WO2003065669A1 (en) * 2002-01-25 2003-08-07 Media Reality Technologies, Inc. Dynamic phase tracking using edge detection
US6611219B1 (en) * 2002-05-01 2003-08-26 Macronix International Co., Ltd. Oversampling data recovery apparatus and method
US7349498B2 (en) * 2002-10-07 2008-03-25 International Business Machines Corporation Method and system for data and edge detection with correlation tables
US7260145B2 (en) * 2002-12-19 2007-08-21 International Business Machines Corporation Method and systems for analyzing the quality of high-speed signals
US7359458B2 (en) * 2003-07-31 2008-04-15 Analog Devices, Inc. Structures and methods for capturing data from data bit streams
US7061281B2 (en) * 2004-06-15 2006-06-13 Mediatek Inc. Methods and devices for obtaining sampling clocks
US7292665B2 (en) * 2004-12-16 2007-11-06 Genesis Microchip Inc. Method and apparatus for reception of data over digital transmission link
US8811554B2 (en) * 2004-12-23 2014-08-19 Nxp B.V. Interface circuit as well as method for receiving and/or for decoding data signals
CN100512009C (zh) * 2004-12-29 2009-07-08 旺玖科技股份有限公司 超取样高速时脉/数据回复的系统与方法
US7801257B2 (en) * 2005-09-28 2010-09-21 Genesis Microchip Inc Adaptive reception techniques for over-sampled receivers
US7450038B2 (en) * 2006-11-03 2008-11-11 Silicon Image, Inc. Determining oversampled data to be included in unit intervals
US8126101B2 (en) * 2007-03-27 2012-02-28 Freescale Semiconductor, Inc. Method and apparatus for varying a dynamic range
US8144636B2 (en) * 2007-07-09 2012-03-27 Qualcomm Incorporated Methods for sending small packets in a peer-to-peer (P2P) network
US7466247B1 (en) 2007-10-04 2008-12-16 Lecroy Corporation Fractional-decimation signal processing
US8907730B2 (en) 2010-11-17 2014-12-09 Pixart Imaging Inc Frequency calibration device and method for programmable oscillator
US9319216B2 (en) 2009-11-18 2016-04-19 Pixart Imaging Inc. Operating method of human interface device
US8666006B1 (en) * 2011-02-25 2014-03-04 SMSC Holdings. S.a.r.l. Systems and methods for high speed data recovery with free running sampling clock
WO2015069850A1 (en) * 2013-11-06 2015-05-14 Navitas Solutions Fast data acquisition in digital communication
CN105577581A (zh) * 2014-10-17 2016-05-11 联芯科技有限公司 接收机的符号检测方法和装置
GB2562259B (en) * 2017-05-09 2020-03-04 Advanced Risc Mach Ltd Electronic communications control

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4700347A (en) * 1985-02-13 1987-10-13 Bolt Beranek And Newman Inc. Digital phase adjustment
US4821297A (en) * 1987-11-19 1989-04-11 American Telephone And Telegraph Company, At&T Bell Laboratories Digital phase locked loop clock recovery scheme
JPH0388535A (ja) * 1989-08-31 1991-04-12 Sharp Corp 受信データ処理装置
US5313496A (en) * 1990-12-26 1994-05-17 Trw Inc. Digital demodulator circuit
CA2099348A1 (en) * 1992-07-01 1994-01-02 John V. Camlet Arrangement for synchronizing data signals in an optical switched system
FR2704376B1 (fr) * 1993-04-22 1995-06-30 Rainard Jean Luc Procédé de récupération d'horloge et de synchronisation pour la réception d'informations transmises par un réseau ATM et dispositif de mise en Óoeuvre du procédé.
KR0124379B1 (ko) * 1993-07-12 1997-12-01 김광호 디지탈 데이타 수신기
GB9403724D0 (en) * 1994-02-25 1994-04-13 Texas Instruments Ltd A method and apparatus for receiving a data signal and a digital filter circuit
GB9516230D0 (en) * 1995-08-08 1995-10-11 Philips Electronics Uk Ltd Method of and apparatus for symbol timing recovery
US5822386A (en) * 1995-11-29 1998-10-13 Lucent Technologies Inc. Phase recovery circuit for high speed and high density applications
US5796392A (en) * 1997-02-24 1998-08-18 Paradise Electronics, Inc. Method and apparatus for clock recovery in a digital display unit
JPH1188446A (ja) * 1997-09-04 1999-03-30 Nec Eng Ltd データサンプリング回路
KR100250072B1 (ko) * 1997-11-20 2000-03-15 선우명훈 디지탈 통신 수신기의 타이밍 복구회로 및 타이밍 복구방법
JPH11338030A (ja) * 1998-05-26 1999-12-10 Canon Inc 光学機器または光学機器とともに使用される機器、および撮影機器または撮影機器とともに使用される機器
TW391116B (en) * 1998-07-24 2000-05-21 Koninkl Philips Electronics Nv High-speed serial data communication system

Also Published As

Publication number Publication date
JP4663850B2 (ja) 2011-04-06
JP2001111632A (ja) 2001-04-20
TW474083B (en) 2002-01-21
US20020031198A1 (en) 2002-03-14
EP1087564B1 (de) 2007-02-28
EP1087564A2 (de) 2001-03-28
EP1087564A3 (de) 2003-11-05
KR100400186B1 (ko) 2003-10-01
DE60033606D1 (de) 2007-04-12
KR20010029620A (ko) 2001-04-06
US6430240B1 (en) 2002-08-06
US6272193B1 (en) 2001-08-07
DE60033606T2 (de) 2007-11-22

Similar Documents

Publication Publication Date Title
ATE355669T1 (de) Empfänger zur rückgewinnung von in einem seriellen kommunikationskanal kodierten daten
EP0773653A3 (de) Verfahren und Einrichtung zur Dekodierung von Manchester-kodierten Daten
CA2018855A1 (en) Burst demodulator for establishing carrier and clock timing from a sequence of alternating symbols
WO2002021729A3 (en) Method and apparatus for processing a physical channel with partial transport format information
CA2075302C (en) Method and apparatus for real-time demodulation of a gmsk signal by a non-coherent receiver
KR960016231A (ko) 다중 캐리어에 의해 전달된 신호를 복조하기 위한 방법 및 장치
AU1446400A (en) Systems and methods for receiving a modulated signal containing encoded and unencoded bits using multi-pass demodulation
EP0716528A3 (de) Rückgewinnung der Trägerphase und des Symboltakts durch Abschätzung der Phase und des Takts
FI990834A0 (fi) Menetelmä ja vastaanotin eri modulaatiomenetelmillä moduloitujen signaalien vastaanottamiseksi ja dekoodaamiseksi
CA2112151A1 (en) Digital Data Demodulating Apparatus
JPH08139774A (ja) 伝送方式
EP0881640A3 (de) Demodulatorschaltung, Dekodierschaltung und digitale PLL-Schaltung für optisches Plattengerät
JPS54109717A (en) Transmission system for narrow-band still picture
JP3108364B2 (ja) データ復調装置
GB0005592D0 (en) Method of and a radio terminal for detecting the presence of a 2fsk signal
CA2310368A1 (en) Sample timing control for demodulation of phase-modulated signals
WO1999044327A3 (en) Clock recovery circuit and a receiver having a clock recovery circuit
JP2657596B2 (ja) 二値化回路
EP0257301A2 (de) PSK-System und -Modem
JP4195759B2 (ja) インターホン伝送方式
JP2005160042A (ja) Ａｓｋ復調装置およびそれを用いた無線装置
JP3064831B2 (ja) シンボル識別点検出装置
JP3446801B2 (ja) バースト信号復調回路
WO2002073917A8 (en) Method and apparatus for performing channel estimation with a limited receiver
EA199900415A1 (ru) Способ одновременной фазовой синхронизации и декодирования, использующий критерий максимального правдоподобия, и соответствующее устройство

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties