ATE357694T1 - Informationsverarbeitungseinheit - Google Patents

Informationsverarbeitungseinheit

Info

Publication number
ATE357694T1
ATE357694T1 AT00956868T AT00956868T ATE357694T1 AT E357694 T1 ATE357694 T1 AT E357694T1 AT 00956868 T AT00956868 T AT 00956868T AT 00956868 T AT00956868 T AT 00956868T AT E357694 T1 ATE357694 T1 AT E357694T1
Authority
AT
Austria
Prior art keywords
data
series
memory modules
cpu
memory
Prior art date
Application number
AT00956868T
Other languages
English (en)
Inventor
Shinji Furusho
Original Assignee
Turbo Data Lab Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Turbo Data Lab Inc filed Critical Turbo Data Lab Inc
Application granted granted Critical
Publication of ATE357694T1 publication Critical patent/ATE357694T1/de

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646Configuration or reconfiguration
    • G06F12/0692Multiconfiguration, e.g. local and global addressing
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/167Interprocessor communication using a common memory, e.g. mailbox
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/17Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
  • Image Processing (AREA)
AT00956868T 1999-09-17 2000-09-01 Informationsverarbeitungseinheit ATE357694T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26379399A JP4317296B2 (ja) 1999-09-17 1999-09-17 並列コンピュータのアーキテクチャおよびこのアーキテクチャを利用した情報処理ユニット

Publications (1)

Publication Number Publication Date
ATE357694T1 true ATE357694T1 (de) 2007-04-15

Family

ID=17394340

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00956868T ATE357694T1 (de) 1999-09-17 2000-09-01 Informationsverarbeitungseinheit

Country Status (9)

Country Link
US (1) US7185179B1 (de)
EP (1) EP1244020B1 (de)
JP (1) JP4317296B2 (de)
KR (1) KR100719872B1 (de)
CN (1) CN100401270C (de)
AT (1) ATE357694T1 (de)
CA (1) CA2385079C (de)
DE (1) DE60034065D1 (de)
WO (1) WO2001022229A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1785862A3 (de) * 2000-02-29 2007-08-15 Fujitsu Limited Verfahren und Vorrichtung zur Pipeline-Verarbeitung
US7352766B2 (en) * 2002-03-12 2008-04-01 Alcatel Lucent High-speed memory having a modular structure
US7039769B2 (en) 2002-05-30 2006-05-02 International Business Machines Corporation Direct addressed shared compressed memory system
JP3826859B2 (ja) * 2002-08-19 2006-09-27 ソニー株式会社 情報処理方法とその方法を実現するプログラム及び記録媒体
WO2004092948A1 (ja) * 2003-04-16 2004-10-28 Turbo Data Lab Inc 情報処理システムおよび情報処理方法
WO2005041066A1 (ja) 2003-10-24 2005-05-06 Shinji Furusho 分散メモリ型情報処理システム
JP4511469B2 (ja) * 2003-10-27 2010-07-28 株式会社ターボデータラボラトリー 情報処理方法及び情報処理システム
WO2005064487A1 (ja) * 2003-12-25 2005-07-14 Shinji Furusho 分散メモリ型情報処理システム
WO2005073880A1 (ja) * 2004-01-29 2005-08-11 Shinji Furusho 分散メモリ型情報処理システム
US20060036826A1 (en) * 2004-07-30 2006-02-16 International Business Machines Corporation System, method and storage medium for providing a bus speed multiplier
WO2007143882A1 (en) * 2006-06-09 2007-12-21 Fast Dragon International Holdings Limited N^n data management, access, storage, transfer, exchange and retrieval system (data master)
US8917165B2 (en) * 2007-03-08 2014-12-23 The Mitre Corporation RFID tag detection and re-personalization
US9665483B2 (en) * 2013-09-30 2017-05-30 Alcatel Lucent Method and apparatus for bit-interleaving
US10061590B2 (en) * 2015-01-07 2018-08-28 Micron Technology, Inc. Generating and executing a control flow
US10275392B2 (en) * 2015-04-08 2019-04-30 National University Corporation NARA Institute of Science and Technology Data processing device
US20210389151A1 (en) * 2020-06-13 2021-12-16 Megan Marie Braley Micromobility navigation system with integrated responsiveness to user demographic data
WO2022047403A1 (en) * 2020-08-31 2022-03-03 Zidan Mohammed Memory processing unit architectures and configurations

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2742035A1 (de) 1977-09-19 1979-03-29 Siemens Ag Rechnersystem
USRE37305E1 (en) * 1982-12-30 2001-07-31 International Business Machines Corporation Virtual memory address translation mechanism with controlled data persistence
GB2168182A (en) * 1984-12-05 1986-06-11 Conic Corp Data-driven processor
JPS6222142A (ja) 1985-07-19 1987-01-30 Sekisui Chem Co Ltd 記憶装置
JP2967928B2 (ja) 1987-06-19 1999-10-25 日本電信電話株式会社 並列プロセツサ
DE68926043T2 (de) * 1989-07-20 1996-08-22 Toshiba Kawasaki Kk Mehrprozessor-Computersystem
US5490260A (en) * 1990-12-14 1996-02-06 Ceram, Inc. Solid-state RAM data storage for virtual memory computer using fixed-sized swap pages with selective compressed/uncompressed data store according to each data size
JPH0667846A (ja) 1992-08-18 1994-03-11 Hitachi Ltd 半導体記憶装置
JP3098344B2 (ja) 1992-12-18 2000-10-16 富士通株式会社 データ転送処理方法及びデータ転送処理装置
JP3489157B2 (ja) * 1993-11-26 2004-01-19 株式会社日立製作所 分散共有メモリシステムおよび計算機
JP3604176B2 (ja) * 1994-09-14 2004-12-22 株式会社東芝 仮想空間管理方法及び分散処理システム
JPH10143489A (ja) 1996-11-11 1998-05-29 Hitachi Ltd 情報処理システム
US6226738B1 (en) * 1997-08-01 2001-05-01 Micron Technology, Inc. Split embedded DRAM processor
JP3385353B2 (ja) 1999-01-25 2003-03-10 独立行政法人産業技術総合研究所 官能基を有する環状ケイ素化合物

Also Published As

Publication number Publication date
WO2001022229A1 (fr) 2001-03-29
KR20020064285A (ko) 2002-08-07
DE60034065D1 (de) 2007-05-03
EP1244020B1 (de) 2007-03-21
EP1244020A1 (de) 2002-09-25
CA2385079C (en) 2009-07-21
US7185179B1 (en) 2007-02-27
JP4317296B2 (ja) 2009-08-19
KR100719872B1 (ko) 2007-05-18
CN100401270C (zh) 2008-07-09
CN1379879A (zh) 2002-11-13
JP2001092796A (ja) 2001-04-06
CA2385079A1 (en) 2001-03-29
EP1244020A4 (de) 2003-01-15

Similar Documents

Publication Publication Date Title
DE60034065D1 (de) Informationsverarbeitungseinheit
MY137269A (en) Memory command handler for use in an image signal processor having a data driven architecture
CA2118995A1 (en) Arbitration Logic for Multiple Bus Computer System
WO2002050624A3 (en) Processor architecture
EP1085423A3 (de) CAN Mikrokontroller zur Ermöglichung des Zugriffs auf verschiedene Segmente des gemeinsamen Speichers
KR910010328A (ko) 패리티 능력을 가진 디스크 배열 제어기
DE60044695D1 (de) Cachespeicher und System
JPH02236790A (ja) プロセッサアレイシステム
GB0126137D0 (en) Data access in a processor
KR970059914A (ko) 플래시 메모리 시스템
US6483753B1 (en) Endianess independent memory interface
JPH03260750A (ja) Dma転送方式
KR950012222A (ko) 캐쉬 메모리 공유 듀얼 프로세서 보드
RU9654U1 (ru) Мультипроцессорная система
JPS61153770A (ja) 画像処理装置
JPH04177452A (ja) 情報処理装置
JP3411517B2 (ja) 情報処理装置
JP3411501B2 (ja) 情報処理装置のデータ転送方法
KR970059915A (ko) 마이크로프로세서의 인터럽트 처리장치
RU2004136937A (ru) Модуль многопроцессорной системы
JPH0512184A (ja) 情報処理システム
JPH05108557A (ja) バス交換器
KR970049517A (ko) 고속 중형컴퓨터에 있어서 isdn보드의 데이타 전달방법
JPH03204755A (ja) データ転送装置
JPH01243146A (ja) 共用メモリアクセス方式

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties