ATE357697T1 - Datenübertragungssystem und verfahren - Google Patents

Datenübertragungssystem und verfahren

Info

Publication number
ATE357697T1
ATE357697T1 AT98917635T AT98917635T ATE357697T1 AT E357697 T1 ATE357697 T1 AT E357697T1 AT 98917635 T AT98917635 T AT 98917635T AT 98917635 T AT98917635 T AT 98917635T AT E357697 T1 ATE357697 T1 AT E357697T1
Authority
AT
Austria
Prior art keywords
dma
bus
buffer
repeater
buffer memory
Prior art date
Application number
AT98917635T
Other languages
English (en)
Inventor
Yasuyuki Yamamoto
Original Assignee
Sony Computer Entertainment Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc filed Critical Sony Computer Entertainment Inc
Application granted granted Critical
Publication of ATE357697T1 publication Critical patent/ATE357697T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/4045—Coupling between buses using bus bridges where the bus bridge performs an extender function
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
  • Communication Control (AREA)
AT98917635T 1997-04-22 1998-04-22 Datenübertragungssystem und verfahren ATE357697T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10497997A JP3602293B2 (ja) 1997-04-22 1997-04-22 データ転送方法及び装置

Publications (1)

Publication Number Publication Date
ATE357697T1 true ATE357697T1 (de) 2007-04-15

Family

ID=14395220

Family Applications (1)

Application Number Title Priority Date Filing Date
AT98917635T ATE357697T1 (de) 1997-04-22 1998-04-22 Datenübertragungssystem und verfahren

Country Status (9)

Country Link
US (2) US6282588B1 (de)
EP (1) EP0927938B1 (de)
JP (1) JP3602293B2 (de)
CN (2) CN1148665C (de)
AT (1) ATE357697T1 (de)
AU (1) AU748435B2 (de)
CA (1) CA2259247A1 (de)
DE (1) DE69837377T2 (de)
WO (1) WO1998048357A1 (de)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5742840A (en) 1995-08-16 1998-04-21 Microunity Systems Engineering, Inc. General purpose, multiple precision parallel operation, programmable media processor
US5953241A (en) 1995-08-16 1999-09-14 Microunity Engeering Systems, Inc. Multiplier array processing system with enhanced utilization at lower precision for group multiply and sum instruction
US6295599B1 (en) * 1995-08-16 2001-09-25 Microunity Systems Engineering System and method for providing a wide operand architecture
US6643765B1 (en) * 1995-08-16 2003-11-04 Microunity Systems Engineering, Inc. Programmable processor with group floating point operations
US7301541B2 (en) * 1995-08-16 2007-11-27 Microunity Systems Engineering, Inc. Programmable processor and method with wide operations
US7932911B2 (en) * 1998-08-24 2011-04-26 Microunity Systems Engineering, Inc. Processor for executing switch and translate instructions requiring wide operands
ATE557342T1 (de) * 1998-08-24 2012-05-15 Microunity Systems Eng Prozessor und verfahren zur matrixmultiplikation mit einem breiten operand
DE19846913A1 (de) * 1998-10-12 2000-04-20 Oce Printing Systems Gmbh Elektronische Steuereinrichtung mit einem parallelen Datenbus und Verfahren zum Betreiben der Steuereinrichtung
JP3614714B2 (ja) * 1999-06-16 2005-01-26 Ｎｅｃマイクロシステム株式会社 Ｄｍａ制御装置
JP3696515B2 (ja) 2000-03-02 2005-09-21 株式会社ソニー・コンピュータエンタテインメント カーネル機能実現構造及びそれを備えたエンタテインメント装置、カーネルによる周辺ディバイスの制御方法
US6643748B1 (en) * 2000-04-20 2003-11-04 Microsoft Corporation Programmatic masking of storage units
US6658520B1 (en) * 2000-09-26 2003-12-02 Intel Corporation Method and system for keeping two independent busses coherent following a direct memory access
US6779049B2 (en) * 2000-12-14 2004-08-17 International Business Machines Corporation Symmetric multi-processing system with attached processing units being able to access a shared memory without being structurally configured with an address translation mechanism
US6492881B2 (en) * 2001-01-31 2002-12-10 Compaq Information Technologies Group, L.P. Single to differential logic level interface for computer systems
JP3846858B2 (ja) * 2001-03-02 2006-11-15 株式会社日立国際電気 ネットワーク対応画像伝送装置
JP4204759B2 (ja) * 2001-03-09 2009-01-07 インターナショナル・ビジネス・マシーンズ・コーポレーション Ｄｍａ転送制御方法及び制御装置
US20020133652A1 (en) * 2001-03-19 2002-09-19 Tai Quan Apparatus for avoiding starvation in hierarchical computer systems that prioritize transactions
US6735654B2 (en) * 2001-03-19 2004-05-11 Sun Microsystems, Inc. Method and apparatus for efficiently broadcasting transactions between an address repeater and a client
US6877055B2 (en) 2001-03-19 2005-04-05 Sun Microsystems, Inc. Method and apparatus for efficiently broadcasting transactions between a first address repeater and a second address repeater
US6826643B2 (en) 2001-03-19 2004-11-30 Sun Microsystems, Inc. Method of synchronizing arbiters within a hierarchical computer system
US6889343B2 (en) 2001-03-19 2005-05-03 Sun Microsystems, Inc. Method and apparatus for verifying consistency between a first address repeater and a second address repeater
US7047328B1 (en) * 2001-07-13 2006-05-16 Legerity, Inc. Method and apparatus for accessing memories having a time-variant response over a PCI bus by using two-stage DMA transfers
US7340555B2 (en) * 2001-09-28 2008-03-04 Dot Hill Systems Corporation RAID system for performing efficient mirrored posted-write operations
US7536495B2 (en) * 2001-09-28 2009-05-19 Dot Hill Systems Corporation Certified memory-to-memory data transfer between active-active raid controllers
US7437493B2 (en) * 2001-09-28 2008-10-14 Dot Hill Systems Corp. Modular architecture for a network storage controller
US7062591B2 (en) * 2001-09-28 2006-06-13 Dot Hill Systems Corp. Controller data sharing using a modular DMA architecture
US7143227B2 (en) * 2003-02-18 2006-11-28 Dot Hill Systems Corporation Broadcast bridge apparatus for transferring data to redundant memory subsystems in a storage controller
US7315911B2 (en) * 2005-01-20 2008-01-01 Dot Hill Systems Corporation Method for efficient inter-processor communication in an active-active RAID system using PCI-express links
US7146448B2 (en) * 2001-09-28 2006-12-05 Dot Hill Systems Corporation Apparatus and method for adopting an orphan I/O port in a redundant storage controller
US6732243B2 (en) * 2001-11-08 2004-05-04 Chaparral Network Storage, Inc. Data mirroring using shared buses
WO2003043254A2 (en) * 2001-11-09 2003-05-22 Chaparral Network Storage, Inc. Transferring data using direct memory access
JP2003256146A (ja) * 2002-02-26 2003-09-10 Sanyo Electric Co Ltd データ中継制御装置
JP2004094452A (ja) * 2002-08-30 2004-03-25 Fujitsu Ltd Ｄｍａコントローラおよびｄｍａ転送方法
JP2005100064A (ja) * 2003-09-24 2005-04-14 Canon Inc 画像処理装置、画像処理方法およびプログラム
CN1703027B (zh) * 2004-05-25 2012-03-14 惠普开发有限公司 传递调试信息
US20060026308A1 (en) * 2004-07-29 2006-02-02 International Business Machines Corporation DMAC issue mechanism via streaming ID method
US7296129B2 (en) * 2004-07-30 2007-11-13 International Business Machines Corporation System, method and storage medium for providing a serialized memory interface with a bus repeater
US7200693B2 (en) 2004-08-27 2007-04-03 Micron Technology, Inc. Memory system and method having unidirectional data buses
US7523351B2 (en) 2004-09-27 2009-04-21 Ceva D.S.P. Ltd System and method for providing mutual breakpoint capabilities in computing device
US7417883B2 (en) * 2004-12-30 2008-08-26 Intel Corporation I/O data interconnect reuse as repeater
US7543096B2 (en) * 2005-01-20 2009-06-02 Dot Hill Systems Corporation Safe message transfers on PCI-Express link from RAID controller to receiver-programmable window of partner RAID controller CPU memory
US7209405B2 (en) * 2005-02-23 2007-04-24 Micron Technology, Inc. Memory device and method having multiple internal data buses and memory bank interleaving
KR100958685B1 (ko) * 2005-04-01 2010-05-20 후지쯔 가부시끼가이샤 Ｄｍａ 컨트롤러, 노드, 데이터 전송 제어 방법 및 프로그램을 기록한 컴퓨터 판독가능한 기록 매체
US20070028027A1 (en) * 2005-07-26 2007-02-01 Micron Technology, Inc. Memory device and method having separate write data and read data buses
TWI310501B (en) * 2005-10-06 2009-06-01 Via Tech Inc Bus controller and data buffer allocation method
US7536508B2 (en) * 2006-06-30 2009-05-19 Dot Hill Systems Corporation System and method for sharing SATA drives in active-active RAID controller system
CN101558396B (zh) * 2006-12-15 2011-12-14 密克罗奇普技术公司 直接存储器存取控制器
WO2008081346A1 (en) * 2007-01-02 2008-07-10 Freescale Semiconductor, Inc. Device and method for testing a direct memory access controller
US7681089B2 (en) * 2007-02-20 2010-03-16 Dot Hill Systems Corporation Redundant storage controller system with enhanced failure analysis capability
JP2010033125A (ja) * 2008-07-25 2010-02-12 Hitachi Ltd ストレージ装置及びデータ転送方法
US8417860B2 (en) * 2010-08-05 2013-04-09 Honda Motor Co., Ltd. Hybrid in-vehicle infotainment network
CN104021097A (zh) * 2013-03-01 2014-09-03 中兴通讯股份有限公司 数据传输方法、装置及直接存储器存取
US9785565B2 (en) 2014-06-30 2017-10-10 Microunity Systems Engineering, Inc. System and methods for expandably wide processor instructions
JP7779211B2 (ja) * 2022-07-14 2025-12-03 オムロン株式会社 制御システム、制御装置および通信方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01311350A (ja) * 1988-06-10 1989-12-15 Yokogawa Electric Corp チャネル・インターフェイス回路
AU2476192A (en) * 1991-08-16 1993-03-16 Multichip Technology High-performance dynamic memory system
JPH05128049A (ja) * 1991-11-08 1993-05-25 Mitsubishi Electric Corp 入出力制御装置
JPH05173933A (ja) * 1991-12-24 1993-07-13 Oki Electric Ind Co Ltd ダイレクトメモリアクセス転送方式
JP3451103B2 (ja) * 1992-11-27 2003-09-29 富士通株式会社 データ通信装置及び方法
JPH06348644A (ja) * 1993-06-07 1994-12-22 Sharp Corp Ｄｍａ回路
US5664223A (en) * 1994-04-05 1997-09-02 International Business Machines Corporation System for independently transferring data using two independently controlled DMA engines coupled between a FIFO buffer and two separate buses respectively
JP3630460B2 (ja) * 1995-01-23 2005-03-16 富士通株式会社 データ長補正システム
JP3426385B2 (ja) * 1995-03-09 2003-07-14 富士通株式会社 ディスク制御装置
US5918072A (en) * 1995-09-18 1999-06-29 Opti Inc. System for controlling variable length PCI burst data using a dummy final data phase and adjusting the burst length during transaction
JPH0991230A (ja) * 1995-09-26 1997-04-04 Matsushita Electric Ind Co Ltd データ転送システム
JPH09162877A (ja) * 1995-12-06 1997-06-20 Fujitsu Ltd バッファ制御方式
JP3562126B2 (ja) * 1996-04-09 2004-09-08 株式会社デンソー Ｄｍａ制御装置

Also Published As

Publication number Publication date
US20010013076A1 (en) 2001-08-09
CN100345131C (zh) 2007-10-24
JP3602293B2 (ja) 2004-12-15
AU748435B2 (en) 2002-06-06
EP0927938B1 (de) 2007-03-21
EP0927938A1 (de) 1999-07-07
EP0927938A4 (de) 2003-02-19
US6453368B2 (en) 2002-09-17
JPH10301889A (ja) 1998-11-13
US6282588B1 (en) 2001-08-28
AU7079698A (en) 1998-11-13
CN1229488A (zh) 1999-09-22
CN1497461A (zh) 2004-05-19
CN1148665C (zh) 2004-05-05
DE69837377D1 (de) 2007-05-03
WO1998048357A1 (en) 1998-10-29
DE69837377T2 (de) 2007-11-29
CA2259247A1 (en) 1998-10-29

Similar Documents

Publication Publication Date Title
DE69837377D1 (de) Datenübertragungssystem und verfahren
BR9814844A (pt) "sistema e processo para prover arbitragem especulativa para transferência de dados"
TW260769B (de)
ATE105430T1 (de) Interface fuer ein rechnersystem mit reduziertem befehlssatz.
GB2319642A (en) A system and method for increasing functionality on the peripheral component interconnect bus
EP0917063A3 (de) System und Mikrocomputer zur Datenverarbeitung
ATE153150T1 (de) Pufferspeichersubsystem für peripheriesteuerungen und verfahren
KR900000776A (ko) 주변 제어기와 어댑터 인터페이스
EP1187031A3 (de) Busbrückenschnittstellensystem
JPS5790740A (en) Information transfer device
DE69610438D1 (de) Verfahren und system zur datenübertragung
US6996655B1 (en) Efficient peer-to-peer DMA
EP0811924A3 (de) Busarbitrierung
ATE140805T1 (de) Prozesssteuerungssystem
EP0473280B1 (de) Übertragungssteuerungssystem für einen Rechner und Peripheriegeräte
DE3856389D1 (de) Eingabe-Ausgabe-Steuerung, die Eingabe/Ausgabe-Fenster mit Adressbereichen aufweist und die Fähigkeit zum vorherigen Lesen und späteren Schreiben besitzt
JPH0343804A (ja) シーケンス制御装置
EP0798644A3 (de) Verfahren und Vorrichtung zum Zugriff zu einem Chip-auswählbaren Gerät in einem Datenverarbeitungssystem
US20050102455A1 (en) Data transmission system
KR940022288A (ko) 이기종 버스시스템에서의 버스쉐어링방법
JPS59218531A (ja) 情報処理装置
EP0382342A3 (de) DMA-Übertragung für Rechnersystem
EP0810528A3 (de) DMA-Sklavenemulationsgerät in einem Rechnersystembus
SE9103450D0 (sv) Anordning foer oeverfoering av data
JPS54129937A (en) Bus control system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties