ATE387668T1 - Befehls- und adressenbustopologie mit aufgeteiltem t-ketten-speicher - Google Patents

Befehls- und adressenbustopologie mit aufgeteiltem t-ketten-speicher

Info

Publication number
ATE387668T1
ATE387668T1 AT04780114T AT04780114T ATE387668T1 AT E387668 T1 ATE387668 T1 AT E387668T1 AT 04780114 T AT04780114 T AT 04780114T AT 04780114 T AT04780114 T AT 04780114T AT E387668 T1 ATE387668 T1 AT E387668T1
Authority
AT
Austria
Prior art keywords
dimm
signal
command
dram
split
Prior art date
Application number
AT04780114T
Other languages
English (en)
Inventor
Michael Leddige
James Mccall
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE387668T1 publication Critical patent/ATE387668T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Communication Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
AT04780114T 2003-08-08 2004-08-04 Befehls- und adressenbustopologie mit aufgeteiltem t-ketten-speicher ATE387668T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/638,069 US7194572B2 (en) 2003-08-08 2003-08-08 Memory system and method to reduce reflection and signal degradation

Publications (1)

Publication Number Publication Date
ATE387668T1 true ATE387668T1 (de) 2008-03-15

Family

ID=34116714

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04780114T ATE387668T1 (de) 2003-08-08 2004-08-04 Befehls- und adressenbustopologie mit aufgeteiltem t-ketten-speicher

Country Status (6)

Country Link
US (1) US7194572B2 (de)
EP (1) EP1652097B1 (de)
CN (1) CN100456275C (de)
AT (1) ATE387668T1 (de)
DE (1) DE602004012113T2 (de)
WO (1) WO2005017760A2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7133962B2 (en) * 2003-09-09 2006-11-07 Intel Corporation Circulator chain memory command and address bus topology
US20070189049A1 (en) * 2006-02-16 2007-08-16 Srdjan Djordjevic Semiconductor memory module
DE102008010544A1 (de) 2008-02-22 2009-09-17 Qimonda Ag Speichermodul und Verfahren zur Speicherung digitaler Daten
US7944726B2 (en) * 2008-09-30 2011-05-17 Intel Corporation Low power termination for memory modules
US8225069B2 (en) * 2009-03-31 2012-07-17 Intel Corporation Control of on-die system fabric blocks
JP5471631B2 (ja) * 2010-03-10 2014-04-16 セイコーエプソン株式会社 電子機器
US20150227461A1 (en) * 2012-10-31 2015-08-13 Hewlett-Packard Development Company, Lp. Repairing a memory device
WO2014085268A1 (en) 2012-11-30 2014-06-05 Intel Corporation Apparatus, method and system for memory device access with a multi-cycle command
US9489323B2 (en) * 2013-02-20 2016-11-08 Rambus Inc. Folded memory modules
CN105828822B (zh) 2013-08-14 2019-10-18 诺华股份有限公司 用于治疗癌症的组合疗法
JP6434870B2 (ja) * 2015-07-28 2018-12-05 ルネサスエレクトロニクス株式会社 電子装置
US10146711B2 (en) 2016-01-11 2018-12-04 Intel Corporation Techniques to access or operate a dual in-line memory module via multiple data channels
TWI717092B (zh) * 2018-11-07 2021-01-21 財團法人工業技術研究院 可重組式資料匯流排系統及其方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5668834A (en) 1993-12-28 1997-09-16 Hitachi, Ltd. Signal transmitting device suitable for fast signal transmission including an arrangement to reduce signal amplitude in a second stage transmission line
US6125419A (en) 1996-06-13 2000-09-26 Hitachi, Ltd. Bus system, printed circuit board, signal transmission line, series circuit and memory module
US6587912B2 (en) * 1998-09-30 2003-07-01 Intel Corporation Method and apparatus for implementing multiple memory buses on a memory module
US6934785B2 (en) 2000-12-22 2005-08-23 Micron Technology, Inc. High speed interface with looped bus
US6882082B2 (en) * 2001-03-13 2005-04-19 Micron Technology, Inc. Memory repeater
US6757755B2 (en) * 2001-10-15 2004-06-29 Advanced Micro Devices, Inc. Peripheral interface circuit for handling graphics responses in an I/O node of a computer system
KR100502408B1 (ko) * 2002-06-21 2005-07-19 삼성전자주식회사 액티브 터미네이션을 내장한 메모리 장치의 파워-업시퀀스를 제어하는 메모리 시스템과 그 파워-업 및 초기화방법

Also Published As

Publication number Publication date
DE602004012113D1 (de) 2008-04-10
DE602004012113T2 (de) 2009-02-19
WO2005017760A2 (en) 2005-02-24
CN100456275C (zh) 2009-01-28
EP1652097A2 (de) 2006-05-03
US20050033905A1 (en) 2005-02-10
EP1652097B1 (de) 2008-02-27
WO2005017760A3 (en) 2005-06-30
US7194572B2 (en) 2007-03-20
CN1860461A (zh) 2006-11-08

Similar Documents

Publication Publication Date Title
US8788747B2 (en) Independently controlled virtual memory devices in memory modules
US9472249B2 (en) Techniques for accessing a dynamic random access memory array
ATE387668T1 (de) Befehls- und adressenbustopologie mit aufgeteiltem t-ketten-speicher
US11054992B2 (en) Memory module and memory system including the memory module
KR20090041461A (ko) 고속동작에 적합한 입력 회로를 갖는 반도체 메모리 장치
US20190042095A1 (en) Memory module designed to conform to a first memory chip specification having memory chips designed to conform to a second memory chip specification
US11699471B2 (en) Synchronous dynamic random access memory (SDRAM) dual in-line memory module (DIMM) having increased per data pin bandwidth
US8422314B2 (en) Device and method for achieving SRAM output characteristics from DRAMS
US9696941B1 (en) Memory system including memory buffer
ATE409347T1 (de) Zirkulator-ketten-speicher-befehls- und - adressenbustopologie
AU2002250514A1 (en) Multi-bank memory subsystem employing an arrangement of multiple memory modules
US10963404B2 (en) High bandwidth DIMM
CN114667509B (zh) 一种存储器、网络设备及数据访问方法
US9281033B2 (en) Semiconductor devices and semiconductor systems including the same
CN101609439A (zh) 具有分时总线的电子系统与共用电子系统的总线的方法
JP2006251876A (ja) メモリ制御装置及びメモリ制御方法
US20070161264A1 (en) Memory system capable of changing configuration of memory modules
JP5363060B2 (ja) メモリモジュール、および、メモリ用補助モジュール
US7768846B2 (en) Individual I/O modulation in memory devices
US10114587B2 (en) Memory device using extra read and write commands
US9281051B2 (en) Semiconductor package
KR100773063B1 (ko) 듀얼 포트 메모리 장치, 메모리 장치 및 듀얼 포트 메모리장치 동작 방법
KR100773065B1 (ko) 듀얼 포트 메모리 장치, 메모리 장치 및 듀얼 포트 메모리장치 동작 방법
TW200614258A (en) Semiconductor memory device and method of arranging signal and power lines thereof
US20170185349A1 (en) Memory module and memory system including the memory module

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties