ATE409347T1 - Zirkulator-ketten-speicher-befehls- und - adressenbustopologie - Google Patents

Zirkulator-ketten-speicher-befehls- und - adressenbustopologie

Info

Publication number
ATE409347T1
ATE409347T1 AT04783341T AT04783341T ATE409347T1 AT E409347 T1 ATE409347 T1 AT E409347T1 AT 04783341 T AT04783341 T AT 04783341T AT 04783341 T AT04783341 T AT 04783341T AT E409347 T1 ATE409347 T1 AT E409347T1
Authority
AT
Austria
Prior art keywords
signal
dimm
components
routed
recombined
Prior art date
Application number
AT04783341T
Other languages
English (en)
Inventor
Michael Leddige
James Mccall
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE409347T1 publication Critical patent/ATE409347T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Communication Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT04783341T 2003-09-09 2004-09-03 Zirkulator-ketten-speicher-befehls- und - adressenbustopologie ATE409347T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/658,883 US7133962B2 (en) 2003-09-09 2003-09-09 Circulator chain memory command and address bus topology

Publications (1)

Publication Number Publication Date
ATE409347T1 true ATE409347T1 (de) 2008-10-15

Family

ID=34226870

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04783341T ATE409347T1 (de) 2003-09-09 2004-09-03 Zirkulator-ketten-speicher-befehls- und - adressenbustopologie

Country Status (6)

Country Link
US (1) US7133962B2 (de)
EP (1) EP1678622B1 (de)
CN (1) CN1846273B (de)
AT (1) ATE409347T1 (de)
DE (1) DE602004016763D1 (de)
WO (1) WO2005024640A2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7539812B2 (en) * 2005-06-30 2009-05-26 Intel Corporation System and method to increase DRAM parallelism
US7414917B2 (en) * 2005-07-29 2008-08-19 Infineon Technologies Re-driving CAwD and rD signal lines
US9082464B2 (en) * 2012-02-14 2015-07-14 Samsung Electronics Co., Ltd. Memory module for high-speed operations
US9412423B2 (en) 2012-03-15 2016-08-09 Samsung Electronics Co., Ltd. Memory modules including plural memory devices arranged in rows and module resistor units
KR102433013B1 (ko) 2015-08-11 2022-08-17 삼성전자주식회사 메모리 모듈 및 이를 갖는 솔리드 스테이트 디스크
US10317932B2 (en) * 2016-07-02 2019-06-11 Intel Corporation Capacitive structures for crosstalk reduction
KR102596491B1 (ko) 2016-12-13 2023-10-30 삼성전자주식회사 반도체 장치
US20180189214A1 (en) * 2016-12-30 2018-07-05 Intel Corporation Crosstalk cancellation transmission bridge
KR102854365B1 (ko) 2020-12-30 2025-09-04 삼성전자주식회사 메모리 모듈, 메인 보드, 및 서버 장치

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5295258A (en) * 1989-12-22 1994-03-15 Tandem Computers Incorporated Fault-tolerant computer system with online recovery and reintegration of redundant components
DE69323870T2 (de) * 1993-08-02 1999-07-29 Trw Inc., Redondo Beach, Calif. Modulare Festkörpermassenspeichervorrichtung mit hoher Kapazität für Video-Server
US5668834A (en) * 1993-12-28 1997-09-16 Hitachi, Ltd. Signal transmitting device suitable for fast signal transmission including an arrangement to reduce signal amplitude in a second stage transmission line
US5860080A (en) * 1996-03-19 1999-01-12 Apple Computer, Inc. Multicasting system for selecting a group of memory devices for operation
US6125419A (en) * 1996-06-13 2000-09-26 Hitachi, Ltd. Bus system, printed circuit board, signal transmission line, series circuit and memory module
US5860142A (en) * 1996-12-27 1999-01-12 Compaq Computer Corporation Method and apparatus for mapping the memory system of a computer for maximizing memory usage
US6154821A (en) * 1998-03-10 2000-11-28 Rambus Inc. Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain
US6144576A (en) * 1998-08-19 2000-11-07 Intel Corporation Method and apparatus for implementing a serial memory architecture
US6587912B2 (en) * 1998-09-30 2003-07-01 Intel Corporation Method and apparatus for implementing multiple memory buses on a memory module
US6446174B1 (en) * 2000-07-11 2002-09-03 Intel Corporation Computer system with dram bus
US6934785B2 (en) * 2000-12-22 2005-08-23 Micron Technology, Inc. High speed interface with looped bus
DE10208737B4 (de) * 2002-02-28 2008-08-14 Qimonda Ag Adaptervorrichtung für Speichermodule
US7194572B2 (en) * 2003-08-08 2007-03-20 Intel Corporation Memory system and method to reduce reflection and signal degradation

Also Published As

Publication number Publication date
CN1846273B (zh) 2012-05-23
US7133962B2 (en) 2006-11-07
EP1678622B1 (de) 2008-09-24
WO2005024640A2 (en) 2005-03-17
EP1678622A2 (de) 2006-07-12
US20050055499A1 (en) 2005-03-10
WO2005024640A3 (en) 2005-06-02
DE602004016763D1 (de) 2008-11-06
CN1846273A (zh) 2006-10-11

Similar Documents

Publication Publication Date Title
KR101290764B1 (ko) 고속동작에 적합한 입력 회로를 갖는 반도체 메모리 장치
US10431292B2 (en) Method and apparatus for controlling access to a common bus by multiple components
TWI643456B (zh) 半導體裝置
US9472249B2 (en) Techniques for accessing a dynamic random access memory array
DE602005019749D1 (de) Speicherstapelungssystem und -verfahren
US11054992B2 (en) Memory module and memory system including the memory module
ATE387668T1 (de) Befehls- und adressenbustopologie mit aufgeteiltem t-ketten-speicher
BR0108811A (pt) Operação simultânea de banco múltiplo para uma memória flash
US7816795B2 (en) Semiconductor device and data processor
US11699471B2 (en) Synchronous dynamic random access memory (SDRAM) dual in-line memory module (DIMM) having increased per data pin bandwidth
ATE409347T1 (de) Zirkulator-ketten-speicher-befehls- und - adressenbustopologie
AU2002250514A1 (en) Multi-bank memory subsystem employing an arrangement of multiple memory modules
US9696941B1 (en) Memory system including memory buffer
KR20130102816A (ko) 데이터 액세스 메모리 및 그것의 데이터 손실 방지 방법
CN114667509A (zh) 一种存储器、网络设备及数据访问方法
KR20130046120A (ko) 반도체 메모리 장치
KR101526318B1 (ko) 메인 보드 상에 스터브 저항이 형성된 메모리 보드를 포함하는 메모리 시스템
US20130313714A1 (en) Semiconductor device having enhanced signal integrity
KR100498448B1 (ko) 데이터 버스 사이의 커플링을 최소화하는 동기식 반도체장치 및 방법
US9281051B2 (en) Semiconductor package
DE602005014203D1 (de) Verteilter automat
KR19990084553A (ko) 셀프-리프레쉬 제어 회로
KR100773063B1 (ko) 듀얼 포트 메모리 장치, 메모리 장치 및 듀얼 포트 메모리장치 동작 방법
TW200614258A (en) Semiconductor memory device and method of arranging signal and power lines thereof
KR970067349A (ko) 싱크로너스 반도체 메모리 장치

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties