ATE398358T1 - Taktrückgewinnungsschaltung mit wählbarer phasenregelung - Google Patents

Taktrückgewinnungsschaltung mit wählbarer phasenregelung

Info

Publication number
ATE398358T1
ATE398358T1 AT02757315T AT02757315T ATE398358T1 AT E398358 T1 ATE398358 T1 AT E398358T1 AT 02757315 T AT02757315 T AT 02757315T AT 02757315 T AT02757315 T AT 02757315T AT E398358 T1 ATE398358 T1 AT E398358T1
Authority
AT
Austria
Prior art keywords
circuit
signal
control signal
select
control
Prior art date
Application number
AT02757315T
Other languages
English (en)
Inventor
Kun-Yung Chang
Jason Wei
Donald Perino
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rambus Inc filed Critical Rambus Inc
Application granted granted Critical
Publication of ATE398358T1 publication Critical patent/ATE398358T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/10—Arrangements for initial synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0004—Initialisation of the receiver

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Processing Of Color Television Signals (AREA)
AT02757315T 2001-08-28 2002-08-23 Taktrückgewinnungsschaltung mit wählbarer phasenregelung ATE398358T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/941,079 US7099424B1 (en) 2001-08-28 2001-08-28 Clock data recovery with selectable phase control

Publications (1)

Publication Number Publication Date
ATE398358T1 true ATE398358T1 (de) 2008-07-15

Family

ID=25475887

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02757315T ATE398358T1 (de) 2001-08-28 2002-08-23 Taktrückgewinnungsschaltung mit wählbarer phasenregelung

Country Status (5)

Country Link
US (1) US7099424B1 (de)
EP (4) EP1423918B1 (de)
AT (1) ATE398358T1 (de)
DE (1) DE60227082D1 (de)
WO (1) WO2003021786A1 (de)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7372804B2 (en) * 2002-01-11 2008-05-13 Nec Corporation Multiplex communication system and method
US7292629B2 (en) 2002-07-12 2007-11-06 Rambus Inc. Selectable-tap equalizer
US8861667B1 (en) 2002-07-12 2014-10-14 Rambus Inc. Clock data recovery circuit with equalizer clock calibration
US8149862B1 (en) * 2002-11-15 2012-04-03 Netlogic Microsystems, Inc. Multi-protocol communication circuit
JP3990319B2 (ja) 2003-06-09 2007-10-10 株式会社アドバンテスト 伝送システム、受信装置、試験装置、及びテストヘッド
US7636411B2 (en) * 2003-06-30 2009-12-22 Intel Corporation I/O link with configurable forwarded and derived clocks
US7158536B2 (en) * 2004-01-28 2007-01-02 Rambus Inc. Adaptive-allocation of I/O bandwidth using a configurable interconnect topology
US8422568B2 (en) 2004-01-28 2013-04-16 Rambus Inc. Communication channel calibration for drift conditions
US7400670B2 (en) 2004-01-28 2008-07-15 Rambus, Inc. Periodic calibration for communication channels by drift tracking
US7095789B2 (en) * 2004-01-28 2006-08-22 Rambus, Inc. Communication channel calibration for drift conditions
US6961862B2 (en) 2004-03-17 2005-11-01 Rambus, Inc. Drift tracking feedback for communication channels
US7643576B2 (en) * 2004-05-18 2010-01-05 Avago Technologies General Ip (Singapore) Pte. Ltd. Data-signal-recovery circuit, data-signal-characterizing circuit, and related integrated circuits, systems, and methods
US7978754B2 (en) * 2004-05-28 2011-07-12 Rambus Inc. Communication channel calibration with nonvolatile parameter store for recovery
US7516029B2 (en) 2004-06-09 2009-04-07 Rambus, Inc. Communication channel calibration using feedback
US8270501B2 (en) * 2004-08-18 2012-09-18 Rambus Inc. Clocking architectures in high-speed signaling systems
US20060215296A1 (en) * 2005-03-24 2006-09-28 Gennum Corporation Bidirectional referenceless communication circuit
US7681063B2 (en) * 2005-03-30 2010-03-16 Infineon Technologies Ag Clock data recovery circuit with circuit loop disablement
US7743288B1 (en) * 2005-06-01 2010-06-22 Altera Corporation Built-in at-speed bit error ratio tester
US7573937B2 (en) * 2005-06-16 2009-08-11 International Business Machines Corporation Phase rotator control test scheme
US20060285584A1 (en) * 2005-06-16 2006-12-21 International Business Machines Corporation Jitter generator to simulate a closed data eye
JP4679273B2 (ja) * 2005-07-05 2011-04-27 ルネサスエレクトロニクス株式会社 クロックデータリカバリ回路
US7199625B1 (en) * 2005-09-20 2007-04-03 Infineon Technologies Ag Delay locked loop structure providing first and second locked clock signals
US7643593B1 (en) * 2005-10-14 2010-01-05 National Semiconductor Corporation System and method for read data recovery in a serial interface
DE112007000253T5 (de) * 2006-01-25 2008-11-13 Advantest Corp. Prüfvorrichtung und Prüfverfahren
US7929654B2 (en) * 2007-08-30 2011-04-19 Zenko Technologies, Inc. Data sampling circuit and method for clock and data recovery
US8509090B2 (en) * 2007-10-04 2013-08-13 Litepoint Corporation Apparatus and method for testing a wireless transceiver
JP4506852B2 (ja) * 2008-02-22 2010-07-21 ソニー株式会社 信号入力装置及び信号入力方法
KR100925387B1 (ko) * 2008-04-10 2009-11-09 주식회사 하이닉스반도체 반도체 메모리 장치의 데이터 복원 회로
US8275025B2 (en) 2009-02-27 2012-09-25 Lsi Corporation Methods and apparatus for pseudo asynchronous testing of receive path in serializer/deserializer devices
US8572412B1 (en) * 2010-02-01 2013-10-29 Marvell Israel (M.I.S.L) Ltd. Method and apparatus for warming up integrated circuits
US9577816B2 (en) * 2012-03-13 2017-02-21 Rambus Inc. Clock and data recovery having shared clock generator
US9071407B2 (en) 2012-05-02 2015-06-30 Ramnus Inc. Receiver clock test circuitry and related methods and apparatuses
US9166844B2 (en) * 2012-11-16 2015-10-20 Rambus Inc. Receiver with duobinary mode of operation
JP2015103850A (ja) * 2013-11-21 2015-06-04 富士通株式会社 通信システム、受信機およびアイ開口測定方法
US9312865B2 (en) * 2013-12-05 2016-04-12 Samsung Display Co., Ltd. Bimodal serial link CDR architecture
US9385859B2 (en) * 2013-12-27 2016-07-05 Realtek Semiconductor Corp. Multi-lane serial data link receiver and method thereof
US9294260B2 (en) 2013-12-27 2016-03-22 Intel Corporation Phase adjustment circuit for clock and data recovery circuit
US9281934B2 (en) 2014-05-02 2016-03-08 Qualcomm Incorporated Clock and data recovery with high jitter tolerance and fast phase locking
US9960888B2 (en) * 2014-06-26 2018-05-01 Luxtera, Inc. Method and system for an optoelectronic built-in self-test system for silicon photonics optical transceivers
US9184909B1 (en) * 2015-01-12 2015-11-10 Analog Devices, Inc. Apparatus and methods for clock and data recovery
US9755819B2 (en) * 2015-07-01 2017-09-05 Rambus Inc. Phase calibration of clock signals
US9379880B1 (en) * 2015-07-09 2016-06-28 Xilinx, Inc. Clock recovery circuit
US9735950B1 (en) * 2016-10-18 2017-08-15 Omnivision Technologies, Inc. Burst mode clock data recovery circuit for MIPI C-PHY receivers
EP3881446A1 (de) * 2018-11-12 2021-09-22 Nokia Technologies OY Verbesserung von strahllenkungsauflösungen
US11870880B2 (en) * 2022-01-31 2024-01-09 Samsung Display Co., Ltd. Clock data recovery (CDR) with multiple proportional path controls
US12580574B1 (en) * 2024-08-28 2026-03-17 Qualcomm Incorporated Clock data recovery linearity improvement

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5313503A (en) * 1992-06-25 1994-05-17 International Business Machines Corporation Programmable high speed digital phase locked loop
US5799048A (en) 1996-04-17 1998-08-25 Sun Microsystems, Inc. Phase detector for clock synchronization and recovery
US5742798A (en) 1996-08-09 1998-04-21 International Business Machines Corporation Compensation of chip to chip clock skew
US6044123A (en) 1996-10-17 2000-03-28 Hitachi Micro Systems, Inc. Method and apparatus for fast clock recovery phase-locked loop with training capability
JP3209943B2 (ja) * 1997-06-13 2001-09-17 沖電気工業株式会社 電圧制御遅延回路、直接位相制御型電圧制御発振器、クロック／データ再生回路及びクロック／データ再生装置
US6008680A (en) * 1997-08-27 1999-12-28 Lsi Logic Corporation Continuously adjustable delay-locked loop
JP2000035831A (ja) 1998-07-21 2000-02-02 Nec Corp 可変閾値電圧トランジスタを用いた低スキュークロックツリー回路
JP2000059213A (ja) * 1998-08-12 2000-02-25 Nec Corp クロック再生装置
EP0987853A1 (de) * 1998-09-17 2000-03-22 STMicroelectronics S.r.l. Vollständig digitaler Phasenausrichter
US6188286B1 (en) * 1999-03-30 2001-02-13 Infineon Technologies North America Corp. Method and system for synchronizing multiple subsystems using one voltage-controlled oscillator
US6075416A (en) 1999-04-01 2000-06-13 Cypress Semiconductor Corp. Method, architecture and circuit for half-rate clock and/or data recovery
US6194969B1 (en) 1999-05-19 2001-02-27 Sun Microsystems, Inc. System and method for providing master and slave phase-aligned clocks
US6725408B1 (en) * 1999-08-11 2004-04-20 Broadcom Corporation Built-in self-test for multi-channel transceivers without data alignment

Also Published As

Publication number Publication date
EP1962426B1 (de) 2018-06-27
EP2296279A2 (de) 2011-03-16
EP1962426A1 (de) 2008-08-27
WO2003021786A1 (en) 2003-03-13
EP2296279A3 (de) 2014-08-13
EP2288032A3 (de) 2013-07-10
EP2296279B1 (de) 2019-08-14
EP1423918B1 (de) 2008-06-11
US7099424B1 (en) 2006-08-29
EP2288032B1 (de) 2017-05-03
EP1423918A1 (de) 2004-06-02
EP2288032A2 (de) 2011-02-23
DE60227082D1 (de) 2008-07-24

Similar Documents

Publication Publication Date Title
ATE398358T1 (de) Taktrückgewinnungsschaltung mit wählbarer phasenregelung
AU2003265818A1 (en) Synchronous mirror delay (smd) circuit and method including a ring oscillator for timing coarse and fine delay intervals
ATE381150T1 (de) Rauschformungsschaltungen und verfahren mit r ckkopplungslenk berlastkompensation und systeme damit
WO2003049277A3 (en) Non-linear phase detector
ATE218255T1 (de) Synchroner taktgenerator mit verzögerungsregelschleife
DE69113083D1 (de) Digitale Taktpufferschaltung mit regelbarer Verzögerung.
AU2001268304A1 (en) Method and apparatus for adjusting the phase of input/output circuitry
TW200516861A (en) Delay-locked loop circuit
ATE349808T1 (de) Pll-zyklusschlupfkompensation
EP0818735A3 (de) Eingangspufferschaltkreis, der mit einem hochfrequenten Taktsignal zurechtkommt
AU2002257274A1 (en) Circuit having a controllable slew rate
TW200614655A (en) Quarter-rate clock recovery circuit and clock recovering method using the same
WO2002084967A3 (en) A phase tracking system
EP0895356A3 (de) Signalwechsel-Erkennungsschaltung
DE60212688D1 (de) Daten- und taktrückgewinnungsschaltung und eine vorrichtung mehrerer dieser schaltungen enthaltend
WO2002091005A3 (en) Differential receiver architecture
WO2006134175A3 (en) Cmos integrated circuit for correction of duty cycle of clock signal
DE60228909D1 (de) Netzwerkschnittstelle mit programmierbarer Verzögerung und Frequenzverdoppler
ATE484882T1 (de) Cmos-inverterschaltung
JP2003124757A5 (de)
TW200603535A (en) System and method for controlling volume
ATE304747T1 (de) Eingangsschaltung für einen multiplexer mit einem dll phasendetector
AU583921B2 (en) Circuit arrangements for recovering the clock rate of an isochronous binary signal
DK0540946T3 (da) Fremgangsmåde til digital transmission af information
JP2005130172A (ja) 伝送波形補償回路およびそれを用いた伝送システム

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties