ATE409910T1 - Signalaggregation - Google Patents

Signalaggregation

Info

Publication number
ATE409910T1
ATE409910T1 AT03752992T AT03752992T ATE409910T1 AT E409910 T1 ATE409910 T1 AT E409910T1 AT 03752992 T AT03752992 T AT 03752992T AT 03752992 T AT03752992 T AT 03752992T AT E409910 T1 ATE409910 T1 AT E409910T1
Authority
AT
Austria
Prior art keywords
channels
signal aggregation
memory
signal
establishing
Prior art date
Application number
AT03752992T
Other languages
English (en)
Inventor
Gilbert Wolrich
Mark Rosenbluth
Debra Bernstein
Myles Wilde
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE409910T1 publication Critical patent/ATE409910T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Advance Control (AREA)
  • Amplifiers (AREA)
  • Surgical Instruments (AREA)
  • Communication Control (AREA)
  • Time-Division Multiplex Systems (AREA)
AT03752992T 2002-05-08 2003-05-02 Signalaggregation ATE409910T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/142,372 US7376950B2 (en) 2002-05-08 2002-05-08 Signal aggregation

Publications (1)

Publication Number Publication Date
ATE409910T1 true ATE409910T1 (de) 2008-10-15

Family

ID=29399884

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03752992T ATE409910T1 (de) 2002-05-08 2003-05-02 Signalaggregation

Country Status (7)

Country Link
US (1) US7376950B2 (de)
EP (1) EP1504349B1 (de)
AT (1) ATE409910T1 (de)
AU (1) AU2003269404A1 (de)
DE (1) DE60323828D1 (de)
TW (1) TWI315038B (de)
WO (1) WO2003098452A1 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7599361B2 (en) * 2004-07-02 2009-10-06 P-Cube Ltd. Wire-speed packet management in a multi-pipeline network processor
US7277990B2 (en) 2004-09-30 2007-10-02 Sanjeev Jain Method and apparatus providing efficient queue descriptor memory access
US7418543B2 (en) 2004-12-21 2008-08-26 Intel Corporation Processor having content addressable memory with command ordering
US7555630B2 (en) 2004-12-21 2009-06-30 Intel Corporation Method and apparatus to provide efficient communication between multi-threaded processing elements in a processor unit
US7467256B2 (en) 2004-12-28 2008-12-16 Intel Corporation Processor having content addressable memory for block-based queue structures
US7664127B1 (en) 2005-04-05 2010-02-16 Sun Microsystems, Inc. Method for resolving mutex contention in a network system
US20060236011A1 (en) * 2005-04-15 2006-10-19 Charles Narad Ring management
US20070245074A1 (en) * 2006-03-30 2007-10-18 Rosenbluth Mark B Ring with on-chip buffer for efficient message passing
US7926013B2 (en) * 2007-12-31 2011-04-12 Intel Corporation Validating continuous signal phase matching in high-speed nets routed as differential pairs
TWI425795B (zh) * 2010-07-29 2014-02-01 Univ Nat Chiao Tung 追蹤網路封包之處理程序的方法
US20120166686A1 (en) * 2010-12-22 2012-06-28 Joerg Hartung Method, apparatus and system for aggregating interrupts of a data transfer
GB2495959A (en) 2011-10-26 2013-05-01 Imagination Tech Ltd Multi-threaded memory access processor

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2526691B2 (ja) * 1990-03-02 1996-08-21 三菱電機株式会社 プログラマブルコントロ―ラの制御方法
AU2476192A (en) * 1991-08-16 1993-03-16 Multichip Technology High-performance dynamic memory system
JPH07504527A (ja) * 1992-03-09 1995-05-18 オースペックス　システムズ　インコーポレイテッド 高性能の不揮発性ｒａｍ保護式の書き込みキャッシュアクセラレータシステム
AU4229293A (en) * 1992-05-13 1993-12-13 Southwestern Bell Technology Resources, Inc. Open architecture interface storage controller
US5689678A (en) * 1993-03-11 1997-11-18 Emc Corporation Distributed storage array system having a plurality of modular control units
US5463643A (en) * 1994-03-07 1995-10-31 Dell Usa, L.P. Redundant memory channel array configuration with data striping and error correction capabilities
US5671377A (en) * 1994-07-19 1997-09-23 David Sarnoff Research Center, Inc. System for supplying streams of data to multiple users by distributing a data stream to multiple processors and enabling each user to manipulate supplied data stream
JPH08278916A (ja) * 1994-11-30 1996-10-22 Hitachi Ltd マルチチャネルメモリシステム、転送情報同期化方法及び信号転送回路
US5615392A (en) * 1995-05-05 1997-03-25 Apple Computer, Inc. Method and apparatus for consolidated buffer handling for computer device input/output
US6308248B1 (en) 1996-12-31 2001-10-23 Compaq Computer Corporation Method and system for allocating memory space using mapping controller, page table and frame numbers
JPH10283329A (ja) * 1997-04-02 1998-10-23 Matsushita Electric Ind Co Ltd メモリ排他制御方法
JP2002500395A (ja) 1997-12-24 2002-01-08 クリエイティブ、テクノロジー、リミテッド 最適な多チャネル記憶制御システム
US6397273B2 (en) * 1998-12-18 2002-05-28 Emc Corporation System having an enhanced parity mechanism in a data assembler/disassembler for use in a pipeline of a host-storage system interface to global memory
US6334159B1 (en) * 1998-12-22 2001-12-25 Unisys Corporation Method and apparatus for scheduling requests within a data processing system
US6370668B1 (en) * 1999-07-23 2002-04-09 Rambus Inc High speed memory system capable of selectively operating in non-chip-kill and chip-kill modes
US6708248B1 (en) * 1999-07-23 2004-03-16 Rambus Inc. Memory system with channel multiplexing of multiple memory devices
US6370596B1 (en) * 1999-08-03 2002-04-09 Chameleon Systems, Inc. Logic flag registers for monitoring processing system events
US6983350B1 (en) * 1999-08-31 2006-01-03 Intel Corporation SDRAM controller for parallel processor architecture
US6625654B1 (en) 1999-12-28 2003-09-23 Intel Corporation Thread signaling in multi-threaded network processor
US6785785B2 (en) * 2000-01-25 2004-08-31 Hewlett-Packard Development Company, L.P. Method for supporting multi-level stripping of non-homogeneous memory to maximize concurrency
US6622217B2 (en) * 2000-06-10 2003-09-16 Hewlett-Packard Development Company, L.P. Cache coherence protocol engine system and method for processing memory transaction in distinct address subsets during interleaved time periods in a multiprocessor system
US6622218B2 (en) * 2000-06-10 2003-09-16 Hewlett-Packard Development Company, Lp. Cache coherence protocol engine and method for efficient processing of interleaved memory transactions in a multiprocessor system
JP2005196490A (ja) * 2004-01-07 2005-07-21 Hitachi Ltd データ多重化のためのシステム及び方法

Also Published As

Publication number Publication date
AU2003269404A1 (en) 2003-12-02
US7376950B2 (en) 2008-05-20
TWI315038B (en) 2009-09-21
EP1504349B1 (de) 2008-10-01
US20030212852A1 (en) 2003-11-13
DE60323828D1 (de) 2008-11-13
TW200405167A (en) 2004-04-01
EP1504349A1 (de) 2005-02-09
WO2003098452A1 (en) 2003-11-27

Similar Documents

Publication Publication Date Title
DE60239812D1 (de) Chirurgisches werkzeugsystem mit komponenten, die einen induktiven datentransfer durchführen
DE60323828D1 (de) Signalaggregation
FI20030789A0 (fi) Hallintajärjestelmä, joka käyttää sekventiaalista kirjoitusta
TW200502955A (en) Memory channel with bit lane fail-over
DE60328303D1 (de) Chipkarte, datentransfereinrichtung, datentransfer
GB2389742B (en) Communications device and method
DE60311426D1 (de) Datentransferverfahren
AU2003301938A1 (en) A combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operations
DE602004023423D1 (de) Festphasentakt und strobe-signale in verketteten chips
WO2007089274A3 (en) An improved method and apparatus for sociological data analysis
FI20001070L (fi) Menetelmä ja järjestely lähdesignaalin kaistanleveyden vaihtamiseksi tietoliikenneyhteydessä, jossa on valmiudet useisiin kaistanleveyksiin
DE60044071D1 (de) Vorwärtsverbindungsleistungskontrolle von Multiple-Datenströmen, die an eine mobile Station gesendet werden, über einen gemeinsamen Leistungskontrollkanal
CA100375S (en) Pet chew
DE60236571D1 (de) Speichergerät und verfahren mit einem datenweg mit mehreren vorabruf-e/a-konfigurationen
PT1678871E (pt) Método para a transferência de dados
FI20011985A7 (fi) Muistikorttiväline informaation siirtämiseksi sovelluslaitteen muistikorttipaikan ja langattoman päätelaitteen välillä
WO2008051385A3 (en) Data allocation in memory chips
WO2004095211A3 (en) Data storage system
AU2003259191A8 (en) Method, system, and program for memory based data transfer
FI20031862L (fi) Menetelmä, tiedonsiirtojärjestely, palvelin ja päätelaite
WO2004088502A3 (de) Verfahren und vorrichtung für die datenverarbeitung
ATE338976T1 (de) Vliw prozessor mit datenueberflussmittel
TW200717778A (en) Storage element with clear operation and method thereof
ATE421122T1 (de) Gerät-identifizierung
TW200617670A (en) Memory module with memory devices of different capacity

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties