ATE443885T1 - Arithmetik- oder logikoperations-baum-berechnung - Google Patents

Arithmetik- oder logikoperations-baum-berechnung

Info

Publication number
ATE443885T1
ATE443885T1 AT05824332T AT05824332T ATE443885T1 AT E443885 T1 ATE443885 T1 AT E443885T1 AT 05824332 T AT05824332 T AT 05824332T AT 05824332 T AT05824332 T AT 05824332T AT E443885 T1 ATE443885 T1 AT E443885T1
Authority
AT
Austria
Prior art keywords
arithmetic
iteration
tree
parallel
processing elements
Prior art date
Application number
AT05824332T
Other languages
English (en)
Inventor
Bruno Ballarin
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE443885T1 publication Critical patent/ATE443885T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/504—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other
    • G06F7/5045—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other for multiple operands

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Advance Control (AREA)
  • Image Processing (AREA)
  • Executing Machine-Instructions (AREA)
AT05824332T 2004-12-17 2005-12-13 Arithmetik- oder logikoperations-baum-berechnung ATE443885T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04300918 2004-12-17
PCT/IB2005/054202 WO2006064461A1 (en) 2004-12-17 2005-12-13 Arithmetic or logical operation tree computation.

Publications (1)

Publication Number Publication Date
ATE443885T1 true ATE443885T1 (de) 2009-10-15

Family

ID=36046640

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05824332T ATE443885T1 (de) 2004-12-17 2005-12-13 Arithmetik- oder logikoperations-baum-berechnung

Country Status (7)

Country Link
US (1) US8326909B2 (de)
EP (1) EP1853994B1 (de)
JP (1) JP2008524691A (de)
CN (1) CN101124538A (de)
AT (1) ATE443885T1 (de)
DE (1) DE602005016844D1 (de)
WO (1) WO2006064461A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN119557261B (zh) * 2025-01-26 2025-07-22 深圳市纽创信安科技开发有限公司 数据处理方法和数据处理芯片

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3805039A (en) * 1972-11-30 1974-04-16 Raytheon Co High reliability system employing subelement redundancy
JPS59160267A (ja) * 1983-03-02 1984-09-10 Hitachi Ltd ベクトル処理装置
JPH01147767A (ja) 1987-12-04 1989-06-09 Hitachi Ltd 双カスケード型並列処理方式
JP3684579B2 (ja) 1993-04-27 2005-08-17 富士通株式会社 分散型並列計算機のプロセッサエレメント
JP3627953B2 (ja) 1997-08-22 2005-03-09 日本電信電話株式会社 Ｐｅアレイ装置および連想メモリブロック
US6377970B1 (en) * 1998-03-31 2002-04-23 Intel Corporation Method and apparatus for computing a sum of packed data elements using SIMD multiply circuitry
US6038652A (en) * 1998-09-30 2000-03-14 Intel Corporation Exception reporting on function generation in an SIMD processor
TW539989B (en) * 2000-03-31 2003-07-01 Intel Corp Multiplier architecture in a general purpose processor optimized for efficient multi-input addition
US7313582B2 (en) * 2001-02-24 2007-12-25 International Business Machines Corporation Arithmetic functions in torus and tree networks
US7725521B2 (en) * 2001-10-29 2010-05-25 Intel Corporation Method and apparatus for computing matrix transformations
US7219118B2 (en) 2001-11-06 2007-05-15 Broadcom Corporation SIMD addition circuit
US7003653B2 (en) * 2002-10-21 2006-02-21 Sun Microsystems, Inc. Method for rapid interpretation of results returned by a parallel compare instruction

Also Published As

Publication number Publication date
JP2008524691A (ja) 2008-07-10
US20090271464A1 (en) 2009-10-29
DE602005016844D1 (de) 2009-11-05
WO2006064461A1 (en) 2006-06-22
CN101124538A (zh) 2008-02-13
EP1853994A1 (de) 2007-11-14
EP1853994B1 (de) 2009-09-23
US8326909B2 (en) 2012-12-04

Similar Documents

Publication Publication Date Title
MY147118A (en) High performance computing system and method
WO2007041242A3 (en) Systems and methods for monitoring software application quality
ATE475930T1 (de) Verzweigungsbefehl für einen mehrfachverarbeitungsprozessor
WO2004042560A3 (en) Pipeline coprocessor
ATE420406T1 (de) Robuste erkennung von fuzzy duplikatdatensätzen in einer datenbank
ATE422125T1 (de) Generierungs- und verifizierungsverfahren durch benutzung von time lock puzzle
TW200602849A (en) Methods and apparatus for achieving thermal management using processor manipulation
NO20051241D0 (no) Verifiserbare prosesser i et heterogent, distribuert databehandlingsmiljo
DE60324593D1 (de) Zuverlässiger systemzeitgeber
ATE484789T1 (de) Multiplikator
GB0328542D0 (en) Data element size control within parallel lanes of processing
TW200627286A (en) Method and system for scheduling partial ordered transactions for event correlation
ATE458219T1 (de) Verfahren zur datenverarbeitung mit modularer potenzierung und dazugehörige vorrichtung
Zippin Extension of bounded linear operators
DE60331088D1 (de) Rechnerisch effiziente mathematische maschine
DE502004006070D1 (de) Verfahren und vorrichtung zur operandenverarbeitung in einer prozessoreinheit
ATE443885T1 (de) Arithmetik- oder logikoperations-baum-berechnung
TW200719081A (en) Photolithography scattering bar and method
ATE386972T1 (de) Verfahren und schaltung zum identifizieren und/oder verifizieren von hardware und/oder software eines geräts und eines mit dem gerät arbeitenden datenträgers
WO2004104918A3 (en) Dna based number system and arithmetic
WO2003096193A3 (de) Verfahren zur ermittlung der prioritätsabhängigen rechenzeitverteilung in einem prioritätsgesteuerten mehrprozess-rechenysystem
ATE334444T1 (de) ßEMODß EINE SCHNELLE MODULE BERECHNUNG FÜR RECHNERSYSTEME
AU2003293162A1 (en) System and method of digital system performance enhancement
ATE493705T1 (de) Deterministische regelbasierte verteilung von objekten an objektverarbeitenden code
Lin A family of computation-efficient parallel prefix algorithms.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties