ATE443887T1 - Datenverarbeitungssystem mit mehreren registerbänke - Google Patents

Datenverarbeitungssystem mit mehreren registerbänke

Info

Publication number
ATE443887T1
ATE443887T1 AT03745866T AT03745866T ATE443887T1 AT E443887 T1 ATE443887 T1 AT E443887T1 AT 03745866 T AT03745866 T AT 03745866T AT 03745866 T AT03745866 T AT 03745866T AT E443887 T1 ATE443887 T1 AT E443887T1
Authority
AT
Austria
Prior art keywords
processing system
switching
data processing
register banks
multiple register
Prior art date
Application number
AT03745866T
Other languages
English (en)
Inventor
Marc Duranton
Laurent Pasquier
Valerie Rivierre-Vier
Qin Zhao-Huang
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE443887T1 publication Critical patent/ATE443887T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30141—Implementation provisions of register files, e.g. ports
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30112—Register structure comprising data of variable length
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Processing (AREA)
  • Executing Machine-Instructions (AREA)
  • Communication Control (AREA)
  • Digital Computer Display Output (AREA)
  • Hardware Redundancy (AREA)
AT03745866T 2002-04-10 2003-03-31 Datenverarbeitungssystem mit mehreren registerbänke ATE443887T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0204462 2002-04-10
PCT/IB2003/001265 WO2003085516A1 (en) 2002-04-10 2003-03-31 Data processing system

Publications (1)

Publication Number Publication Date
ATE443887T1 true ATE443887T1 (de) 2009-10-15

Family

ID=28686107

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03745866T ATE443887T1 (de) 2002-04-10 2003-03-31 Datenverarbeitungssystem mit mehreren registerbänke

Country Status (9)

Country Link
US (1) US7249244B2 (de)
EP (1) EP1499957B1 (de)
JP (1) JP4157965B2 (de)
CN (1) CN1647030A (de)
AT (1) ATE443887T1 (de)
AU (1) AU2003215860A1 (de)
DE (1) DE60329380D1 (de)
TW (1) TWI291649B (de)
WO (1) WO2003085516A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7339592B2 (en) * 2004-07-13 2008-03-04 Nvidia Corporation Simulating multiported memories using lower port count memories
TW200625097A (en) * 2004-11-17 2006-07-16 Sandbridge Technologies Inc Data file storing multiple date types with controlled data access
US8605099B2 (en) 2008-03-31 2013-12-10 Intel Corporation Partition-free multi-socket memory system architecture
US9367462B2 (en) * 2009-12-29 2016-06-14 Empire Technology Development Llc Shared memories for energy efficient multi-core processors

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0473805A1 (de) * 1990-09-03 1992-03-11 International Business Machines Corporation Computersystem mit verbesserter Leistung
US5862154A (en) * 1997-01-03 1999-01-19 Micron Technology, Inc. Variable bit width cache memory architecture
US6343356B1 (en) 1998-10-09 2002-01-29 Bops, Inc. Methods and apparatus for dynamic instruction controlled reconfiguration register file with extended precision
EP1161722A1 (de) * 2000-01-14 2001-12-12 Jean-Paul Theis Datenverarbeitungseinrichtung mit verteiltem registerspeicher
US6556495B2 (en) * 2001-07-09 2003-04-29 International Business Machines Corporation 2-D FIFO memory having full-width read/write capability
US6715041B2 (en) * 2002-01-28 2004-03-30 M-Systems Flash Disk Pioneers Ltd. Non-volatile memory device with multiple ports
US7761683B2 (en) * 2002-03-05 2010-07-20 Hewlett-Packard Development Company, L.P. Variable width memory system and method

Also Published As

Publication number Publication date
TWI291649B (en) 2007-12-21
US7249244B2 (en) 2007-07-24
TW200306494A (en) 2003-11-16
AU2003215860A1 (en) 2003-10-20
DE60329380D1 (de) 2009-11-05
WO2003085516A1 (en) 2003-10-16
JP2005522758A (ja) 2005-07-28
US20050154857A1 (en) 2005-07-14
EP1499957A1 (de) 2005-01-26
JP4157965B2 (ja) 2008-10-01
CN1647030A (zh) 2005-07-27
EP1499957B1 (de) 2009-09-23

Similar Documents

Publication Publication Date Title
WO2001025929A3 (en) A shared write buffer for use by multiple processor units
ATE372542T1 (de) Zugriff zum breiten speicher
ATE478379T1 (de) Prioritäts-ablaufsteuerung für busanforderungen in verarbeitungsgeräten
CA2414438A1 (en) System and method for semaphore and atomic operation management in a multiprocessor
CY1107529T1 (el) Συστημα και μεθοδος επεξepγασιας μepιζομενου μυστικου
WO1996041250A3 (en) System and method for processing multiple requests and out of order returns
ATE192874T1 (de) Speichervorrichtung und datenverarbeitungssystem mit einer solchen speichervorrichtung
TW200615752A (en) System, method and storage medium for memory management
KR20110059712A (ko) 메모리 모듈 및 메모리 모듈 제어 방법
WO2004114088A3 (en) System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware
DE602005018643D1 (de) Protokollieren von level-2-cache-transaktionen in level-2-cache-banken für systemzurücksetzung
KR960015237A (ko) 데이타 캐쉬 어레이 및 그를 이용한 데이타 캐슁 방법 및 데이타 처리 시스템
KR910012962A (ko) Dma제어기
DE69826404D1 (de) Datenverarbeitungssystem mit mehreren Prozessoren, die eine Registerbank gemeinsam benutzen
CN101257626A (zh) 动态随机存储器的存取方法、装置和媒体播放器
ATE438895T1 (de) Auf dem speicher basierender kreuzvergleich für kreuzsicherungssysteme
ATE513264T1 (de) Direktzugriffsspeichersystem mit destruktivem lesen, gepuffert mit einem speicher-cache mit destruktivem lesen
TW200519604A (en) Prefetch control in a data processing system
WO2003041119A3 (en) Improved architecture with shared memory
GB2383868A (en) Cache dynamically configured for simultaneous accesses by multiple computing engines
ATE454014T1 (de) Bilddatenstruktur für direkten speicherzugriff
DE69618831D1 (de) ECC-geschützte Speicherorganisation mit Lese-Änderungs-Schreib-Pipelinezugriff
WO2006130809A3 (en) Method and apparatus for managing cache memory accesses
ATE446544T1 (de) Asip (application-domain specific instruction-set processor) mikrocomputer mit extrem niedrigem energieverbrauch
DE60329380D1 (de) Datenverarbeitungssystem mit mehreren registerbänke

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties