ATE450887T1 - Präzise strukturierung von schichten mit hoher dielektrizitätskonstante - Google Patents

Präzise strukturierung von schichten mit hoher dielektrizitätskonstante

Info

Publication number
ATE450887T1
ATE450887T1 AT04017471T AT04017471T ATE450887T1 AT E450887 T1 ATE450887 T1 AT E450887T1 AT 04017471 T AT04017471 T AT 04017471T AT 04017471 T AT04017471 T AT 04017471T AT E450887 T1 ATE450887 T1 AT E450887T1
Authority
AT
Austria
Prior art keywords
dielectric layer
dilectricity
layers
constant
reduced
Prior art date
Application number
AT04017471T
Other languages
English (en)
Inventor
Justin K Brask
Mark L Doczy
Matthew V Metz
John Barnak
Paul R Markworth
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE450887T1 publication Critical patent/ATE450887T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/60—Wet etching
    • H10P50/61—Electrolytic etching
    • H10P50/613—Electrolytic etching of Group IV materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01304—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H10D64/01326—Aspects related to lithography, isolation or planarisation of the conductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
    • H10P50/282—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
    • H10P50/283—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Drying Of Semiconductors (AREA)
  • Weting (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Laminated Bodies (AREA)
  • Insulating Bodies (AREA)
AT04017471T 2003-08-01 2004-07-23 Präzise strukturierung von schichten mit hoher dielektrizitätskonstante ATE450887T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/632,470 US6855639B1 (en) 2003-08-01 2003-08-01 Precise patterning of high-K films

Publications (1)

Publication Number Publication Date
ATE450887T1 true ATE450887T1 (de) 2009-12-15

Family

ID=33541545

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04017471T ATE450887T1 (de) 2003-08-01 2004-07-23 Präzise strukturierung von schichten mit hoher dielektrizitätskonstante

Country Status (8)

Country Link
US (2) US6855639B1 (de)
EP (1) EP1503404B1 (de)
KR (1) KR100592841B1 (de)
CN (1) CN100336181C (de)
AT (1) ATE450887T1 (de)
DE (1) DE602004024355D1 (de)
TW (1) TWI320204B (de)
WO (1) WO2005013347A2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4040425B2 (ja) * 2002-10-17 2008-01-30 Ｎｅｃエレクトロニクス株式会社 半導体装置の製造方法
US20050064716A1 (en) * 2003-04-14 2005-03-24 Hong Lin Plasma removal of high k metal oxide
US7413996B2 (en) * 2003-04-14 2008-08-19 Lsi Corporation High k gate insulator removal
US7037845B2 (en) * 2003-08-28 2006-05-02 Intel Corporation Selective etch process for making a semiconductor device having a high-k gate dielectric
US7160779B2 (en) * 2005-02-23 2007-01-09 Intel Corporation Method for making a semiconductor device having a high-k gate dielectric
US20060220090A1 (en) * 2005-03-23 2006-10-05 Intel Corporation Semiconductor device with a high-k gate dielectric and a metal gate electrode
US7449756B2 (en) * 2005-06-13 2008-11-11 Intel Corporation Semiconductor device with a high-k gate dielectric and a metal gate electrode
US7501336B2 (en) * 2005-06-21 2009-03-10 Intel Corporation Metal gate device with reduced oxidation of a high-k gate dielectric
US7595248B2 (en) * 2005-12-01 2009-09-29 Intel Corporation Angled implantation for removal of thin film layers
US7226831B1 (en) 2005-12-27 2007-06-05 Intel Corporation Device with scavenging spacer layer
US7984408B2 (en) * 2006-04-21 2011-07-19 International Business Machines Corporation Structures incorporating semiconductor device structures with reduced junction capacitance and drain induced barrier lowering
US7659178B2 (en) * 2006-04-21 2010-02-09 International Business Machines Corporation Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering and methods for fabricating such device structures and for fabricating a semiconductor-on-insulator substrate
US20070262399A1 (en) * 2006-05-10 2007-11-15 Gilbert Dewey Sealing spacer to reduce or eliminate lateral oxidation of a high-k gate dielectric
KR100973828B1 (ko) * 2008-05-09 2010-08-03 포항공과대학교 산학협력단 금속 박막의 증착을 이용한 유리 나노 가공 방법
US8853076B2 (en) 2012-09-10 2014-10-07 International Business Machines Corporation Self-aligned contacts

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5424236A (en) * 1977-07-25 1979-02-23 Sharp Corp Etching solution and minute working process
US4980032A (en) * 1988-08-12 1990-12-25 Alameda Instruments, Inc. Distillation method and apparatus for reprocessing sulfuric acid
USRE35827E (en) * 1989-05-02 1998-06-23 Sgs-Thomson Microelectronics S.R.L. Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices
JP2961494B2 (ja) * 1994-07-15 1999-10-12 キヤノン株式会社 電子放出素子、電子源、及びそれを用いた画像形成装置の製造方法
US6124620A (en) * 1998-05-14 2000-09-26 Advanced Micro Devices, Inc. Incorporating barrier atoms into a gate dielectric using gas cluster ion beam implantation
US6017790A (en) * 1998-07-06 2000-01-25 United Microelectronics Corp. Method of manufacturing embedded dynamic random access memory
JP2001213696A (ja) * 1999-11-22 2001-08-07 Shin Etsu Handotai Co Ltd エピタキシャルウェーハの製造方法およびこれに用いる半導体製造装置
US6300202B1 (en) * 2000-05-18 2001-10-09 Motorola Inc. Selective removal of a metal oxide dielectric
US6432779B1 (en) * 2000-05-18 2002-08-13 Motorola, Inc. Selective removal of a metal oxide dielectric
US6544906B2 (en) * 2000-12-21 2003-04-08 Texas Instruments Incorporated Annealing of high-k dielectric materials
US7887711B2 (en) * 2002-06-13 2011-02-15 International Business Machines Corporation Method for etching chemically inert metal oxides
US6794721B2 (en) * 2002-12-23 2004-09-21 International Business Machines Corporation Integration system via metal oxide conversion

Also Published As

Publication number Publication date
EP1503404A3 (de) 2005-04-06
KR20050016077A (ko) 2005-02-21
WO2005013347A3 (en) 2005-04-28
US20050026451A1 (en) 2005-02-03
EP1503404B1 (de) 2009-12-02
KR100592841B1 (ko) 2006-06-26
US20050110072A1 (en) 2005-05-26
TWI320204B (en) 2010-02-01
WO2005013347A2 (en) 2005-02-10
EP1503404A2 (de) 2005-02-02
US6855639B1 (en) 2005-02-15
DE602004024355D1 (de) 2010-01-14
TW200518224A (en) 2005-06-01
CN100336181C (zh) 2007-09-05
CN1581446A (zh) 2005-02-16

Similar Documents

Publication Publication Date Title
ATE450887T1 (de) Präzise strukturierung von schichten mit hoher dielektrizitätskonstante
KR960005896A (ko) 박막트랜지스터 제조방법
TW200501262A (en) Method of fabricating gate structures having a high-k gate dielectric layer
TW200616044A (en) Organic solvents having ozone dissolved therein for semiconductor processing utilizing sacrificial materials
KR970030916A (ko) 박막트랜지스터 및 그 제조방법
JP2004327615A5 (de)
TW200504831A (en) Method for fabricating poly patterns
KR950024334A (ko) 반도체장치 제조방법
KR970024184A (ko) 반도체장치의 캐패시터 제조방법(Method of fabricating a capacitor in semiconductor device)
KR960026475A (ko) 반도체 소자의 게이트전극 형성방법
KR940016852A (ko) 반도체 장치의 제조방법
KR970018737A (ko) 플래쉬 이이피롬 셀 및 그 제조방법
TW430901B (en) Manufacturing method of internal poly oxidation layer
KR950024345A (ko) 반도체 메모리장치 제조방법
KR940022861A (ko) 메모리 소자의 커패시터 제조방법
KR970008601A (ko) 유효 면적이 넓은 커패시터의 제조 방법
KR970053818A (ko) 실린더 및 핀형 구조가 조합된 전하저장전극 형성방법
KR970024190A (ko) 이중 스페이서를 이용한 반도체장치의 캐패시터 제조방법
KR970018246A (ko) 반도체 메모리 셀의 제조방법
KR960035877A (ko) 게이트전극 형성방법
KR920007086A (ko) 측벽 스페이서 형성방법
KR970072093A (ko) 반도체장치의 콘택홀 형성방법
KR980005884A (ko) 반도체 디바이스의 트랜지스터 제조방법
KR960026473A (ko) 박막 트랜지스터 제조방법
KR980005465A (ko) 반도체 소자의 콘택홀 형성방법

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties