ATE458272T1 - Methode zur verringerung von plasmainduzierten aufladungsschäden - Google Patents

Methode zur verringerung von plasmainduzierten aufladungsschäden

Info

Publication number
ATE458272T1
ATE458272T1 AT97952689T AT97952689T ATE458272T1 AT E458272 T1 ATE458272 T1 AT E458272T1 AT 97952689 T AT97952689 T AT 97952689T AT 97952689 T AT97952689 T AT 97952689T AT E458272 T1 ATE458272 T1 AT E458272T1
Authority
AT
Austria
Prior art keywords
charging damage
conductive layer
selected portion
power setting
reducing plasma
Prior art date
Application number
AT97952689T
Other languages
English (en)
Inventor
Roger Patrick
Stanley Siu
Luisarita Atzei
Original Assignee
Lam Res Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Res Corp filed Critical Lam Res Corp
Application granted granted Critical
Publication of ATE458272T1 publication Critical patent/ATE458272T1/de

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P70/00Cleaning of wafers, substrates or parts of devices
    • H10P70/20Cleaning during device manufacture
    • H10P70/27Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers
    • H10P70/273Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers the processing being a delineation of conductive layers, e.g. by RIE
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/20Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/24Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
    • H10P50/242Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/20Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H10P50/266Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
    • H10P50/267Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas

Landscapes

  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Secondary Cells (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
AT97952689T 1996-12-18 1997-12-18 Methode zur verringerung von plasmainduzierten aufladungsschäden ATE458272T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/768,618 US6309979B1 (en) 1996-12-18 1996-12-18 Methods for reducing plasma-induced charging damage
PCT/US1997/024227 WO1998027581A1 (en) 1996-12-18 1997-12-18 Methods for reducing plasma-induced charging damage

Publications (1)

Publication Number Publication Date
ATE458272T1 true ATE458272T1 (de) 2010-03-15

Family

ID=25083007

Family Applications (1)

Application Number Title Priority Date Filing Date
AT97952689T ATE458272T1 (de) 1996-12-18 1997-12-18 Methode zur verringerung von plasmainduzierten aufladungsschäden

Country Status (8)

Country Link
US (1) US6309979B1 (de)
EP (1) EP0954877B1 (de)
JP (1) JP2001506421A (de)
KR (1) KR100535961B1 (de)
AT (1) ATE458272T1 (de)
DE (1) DE69739768D1 (de)
TW (1) TW380285B (de)
WO (1) WO1998027581A1 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6309979B1 (en) * 1996-12-18 2001-10-30 Lam Research Corporation Methods for reducing plasma-induced charging damage
TW451344B (en) * 2000-03-15 2001-08-21 Winbond Electronics Corp Profile controlling method to etch metal layer
DE10050047B4 (de) * 2000-10-10 2006-07-13 Promos Technologies, Inc. Trockenreinigungsverfahren statt der herkömmlichen Nassreinigung nach der Ätzung von Metallen
DE10111989C2 (de) * 2001-03-13 2003-11-06 Infineon Technologies Ag Verfahren zur Herstellung von Strukturen in einer Halbleiterschaltung, wobei eine Verringerung plasmainduzierter Aufladung eintritt
US6686254B2 (en) * 2001-04-27 2004-02-03 Motorola, Inc. Semiconductor structure and method for reducing charge damage
US7109122B2 (en) * 2002-11-29 2006-09-19 Tokyo Electron Limited Method and apparatus for reducing substrate charging damage
US7098141B1 (en) 2003-03-03 2006-08-29 Lam Research Corporation Use of silicon containing gas for CD and profile feature enhancements of gate and shallow trench structures
US6869542B2 (en) * 2003-03-12 2005-03-22 International Business Machines Corporation Hard mask integrated etch process for patterning of silicon oxide and other dielectric materials
KR20050033216A (ko) * 2003-10-06 2005-04-12 동부아남반도체 주식회사 고밀도 플라즈마 설비
US7164095B2 (en) * 2004-07-07 2007-01-16 Noritsu Koki Co., Ltd. Microwave plasma nozzle with enhanced plume stability and heating efficiency
US7806077B2 (en) 2004-07-30 2010-10-05 Amarante Technologies, Inc. Plasma nozzle array for providing uniform scalable microwave plasma generation
US20060021980A1 (en) * 2004-07-30 2006-02-02 Lee Sang H System and method for controlling a power distribution within a microwave cavity
US7271363B2 (en) * 2004-09-01 2007-09-18 Noritsu Koki Co., Ltd. Portable microwave plasma systems including a supply line for gas and microwaves
US7189939B2 (en) * 2004-09-01 2007-03-13 Noritsu Koki Co., Ltd. Portable microwave plasma discharge unit
US20060052883A1 (en) * 2004-09-08 2006-03-09 Lee Sang H System and method for optimizing data acquisition of plasma using a feedback control module
KR100584781B1 (ko) * 2004-12-02 2006-05-29 삼성전자주식회사 반도체 장치의 제조 방법 및 이를 이용한 박막 제조 방법
CN100413034C (zh) * 2005-12-08 2008-08-20 北京北方微电子基地设备工艺研究中心有限责任公司 一种能够防止器件等离子体损伤的多晶硅刻蚀工艺
JP4678688B2 (ja) * 2006-02-27 2011-04-27 次世代半導体材料技術研究組合 プラズマ処理終了方法
US7846800B2 (en) * 2008-03-06 2010-12-07 Chartered Semiconductor Manufacturing, Ltd. Avoiding plasma charging in integrated circuits
US20100326954A1 (en) * 2009-06-26 2010-12-30 Zhen Yu Zhuo Method of etching a multi-layer
GB2495256B (en) 2010-06-25 2014-07-23 Anastasios J Tousimis Integrated processing and critical point drying systems for semiconductor and mems devices
JP6504755B2 (ja) * 2014-06-25 2019-04-24 キヤノン株式会社 半導体装置の製造方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63102318A (ja) * 1986-10-20 1988-05-07 Tokyo Electron Ltd プラズマエツチング方法
US4808259A (en) * 1988-01-25 1989-02-28 Intel Corporation Plasma etching process for MOS circuit pregate etching utiliizing a multi-step power reduction recipe
US5160407A (en) 1991-01-02 1992-11-03 Applied Materials, Inc. Low pressure anisotropic etch process for tantalum silicide or titanium silicide layer formed over polysilicon layer deposited on silicon oxide layer on semiconductor wafer
DE4132564C2 (de) 1991-09-30 1994-11-03 Siemens Ag Verfahren zum Plasmaätzen mit mikrowellenenergiegespeister Voranregung der Ätzgase bei der Herstellung integrierter Halbleiterschaltungen und Verwendung des Verfahrens
US5242532A (en) 1992-03-20 1993-09-07 Vlsi Technology, Inc. Dual mode plasma etching system and method of plasma endpoint detection
JP3211391B2 (ja) 1992-07-29 2001-09-25 松下電器産業株式会社 ドライエッチング方法
JP3360404B2 (ja) 1994-04-01 2002-12-24 ソニー株式会社 プラズマエッチング方法
US5582679A (en) 1994-09-12 1996-12-10 Chartered Semiconductor Manufacturing Pte Ltd. Enhanced metal etch process
EP0731501A1 (de) 1995-03-08 1996-09-11 International Business Machines Corporation Plasmaätzverfahren von einer Oxid/Polyzidstruktur
US5667630A (en) 1995-04-28 1997-09-16 Vanguard International Semiconductor Corporation Low charge-up reactive ion metal etch process
US6309979B1 (en) * 1996-12-18 2001-10-30 Lam Research Corporation Methods for reducing plasma-induced charging damage

Also Published As

Publication number Publication date
JP2001506421A (ja) 2001-05-15
EP0954877A1 (de) 1999-11-10
US6309979B1 (en) 2001-10-30
TW380285B (en) 2000-01-21
KR20000057465A (ko) 2000-09-15
DE69739768D1 (de) 2010-04-01
EP0954877B1 (de) 2010-02-17
WO1998027581A1 (en) 1998-06-25
KR100535961B1 (ko) 2005-12-09

Similar Documents

Publication Publication Date Title
ATE458272T1 (de) Methode zur verringerung von plasmainduzierten aufladungsschäden
US5573596A (en) Arc suppression in a plasma processing system
DE69740130D1 (de) Plasma-ätzreaktor und verfahren zum ätzen eines wafers
IL140277A0 (en) Semiconductor process and chamber electrode and method for making the same
TW428045B (en) Plasma cleaning and etching methods using non-global-warming compounds
KR950033670A (ko) 플루오르화 탄소와 산화 탄소가스를 이용한 질화 티타늄층의 식각공정
SG151287A1 (en) Method for reducing roughness of a thick insulating layer
WO2003081633A3 (en) Tandem etch chamber plasma processing system
ATE389238T1 (de) Verfahren zur herstellung von gräben in einer siliziumschicht eines substrats in einem plasmasystem hoher plasmadichte
TW327700B (en) The method for using rough oxide mask to form isolating field oxide
WO2002025695A3 (en) Tunable focus ring for plasma processing
ATE475985T1 (de) Verfahren zur ätzung von polysilizium mit einer verbesserten homogenität und einer reduzierten ätzratevariation
EP1047122A3 (de) Verfahren zur anisotropen Ätzung von Substraten
WO2003010809A1 (en) Plasma treating device and substrate mounting table
JPS5684476A (en) Etching method of gas plasma
MY139113A (en) Methods of etching photoresist on substrates
US6933495B1 (en) 3-grid neutral beam source used for etching semiconductor device
KR101913676B1 (ko) 기판 처리 방법 및 기억 매체
TW353200B (en) Plasma processing method
US20030215962A1 (en) Integration of multiple processes within a single chamber
TW335504B (en) A method for providing full-face high density plasma deposition
EP1336984A2 (de) Verfahren und Vorrichtung zur Erzeugung einer modulierten Vorspannung in einem Plasma-Ätzreaktor
MY149338A (en) Notch stop pulsing process for plasma processing system
JP2656511B2 (ja) プラズマエッチング装置
KR100402142B1 (ko) 독립적으로제어된3전극을가진에칭챔버

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties