ATE463787T1 - Ausführung bedingter befehle durch emissärs- befehle zur bedingungsevaluierung - Google Patents

Ausführung bedingter befehle durch emissärs- befehle zur bedingungsevaluierung

Info

Publication number
ATE463787T1
ATE463787T1 AT06734847T AT06734847T ATE463787T1 AT E463787 T1 ATE463787 T1 AT E463787T1 AT 06734847 T AT06734847 T AT 06734847T AT 06734847 T AT06734847 T AT 06734847T AT E463787 T1 ATE463787 T1 AT E463787T1
Authority
AT
Austria
Prior art keywords
instruction
conditional
commands
emissary
condition
Prior art date
Application number
AT06734847T
Other languages
English (en)
Inventor
Michael Scott Mcilvaine
James Norris Dieffenderfer
Jeffrey Todd Bridges
Thomas Andrew Sartorius
Rodney Wayne Smith
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Application granted granted Critical
Publication of ATE463787T1 publication Critical patent/ATE463787T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Debugging And Monitoring (AREA)
  • Control Of Transmission Device (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
AT06734847T 2005-02-10 2006-02-10 Ausführung bedingter befehle durch emissärs- befehle zur bedingungsevaluierung ATE463787T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/055,919 US7210024B2 (en) 2005-02-10 2005-02-10 Conditional instruction execution via emissary instruction for condition evaluation
PCT/US2006/004892 WO2006086713A2 (en) 2005-02-10 2006-02-10 Conditional instruction execution via emissary instruction for condition evaluation

Publications (1)

Publication Number Publication Date
ATE463787T1 true ATE463787T1 (de) 2010-04-15

Family

ID=36676060

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06734847T ATE463787T1 (de) 2005-02-10 2006-02-10 Ausführung bedingter befehle durch emissärs- befehle zur bedingungsevaluierung

Country Status (11)

Country Link
US (1) US7210024B2 (de)
EP (1) EP1846817B1 (de)
JP (1) JP4903720B2 (de)
KR (1) KR100916168B1 (de)
CN (1) CN100498693C (de)
AT (1) ATE463787T1 (de)
BR (1) BRPI0606973A2 (de)
DE (1) DE602006013415D1 (de)
IL (1) IL185066A0 (de)
TW (1) TW200641675A (de)
WO (1) WO2006086713A2 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008079433A1 (en) * 2006-12-20 2008-07-03 Rowley, Richard Method and system for installing a root certificate on a computer with a root update mechanism
KR100854720B1 (ko) * 2007-03-23 2008-08-27 삼성전자주식회사 루프 통합 방법 및 루프 통합 장치
US7793079B2 (en) * 2007-06-27 2010-09-07 Qualcomm Incorporated Method and system for expanding a conditional instruction into a unconditional instruction and a select instruction
CN101739237B (zh) * 2009-12-21 2013-09-18 龙芯中科技术有限公司 微处理器功能性指令实现装置和方法
US8527804B2 (en) * 2010-11-01 2013-09-03 Qualcomm Incorporated Architecture and method for eliminating store buffers in a DSP/processor with multiple memory accesses
US9176733B2 (en) 2011-04-07 2015-11-03 Via Technologies, Inc. Load multiple and store multiple instructions in a microprocessor that emulates banked registers
EP2508980B1 (de) * 2011-04-07 2018-02-28 VIA Technologies, Inc. Konditionale vorschichterzeugte Arithmetik- und Logikeinheit- (ALU) -Anweisungs-Fahnenträgerpropagation zwischen Mikroanweisungen in leseanschlussbegrenztem Registerdatei-Mikroprozessor
US9292470B2 (en) 2011-04-07 2016-03-22 Via Technologies, Inc. Microprocessor that enables ARM ISA program to access 64-bit general purpose registers written by x86 ISA program
US9141389B2 (en) 2011-04-07 2015-09-22 Via Technologies, Inc. Heterogeneous ISA microprocessor with shared hardware ISA registers
US9128701B2 (en) 2011-04-07 2015-09-08 Via Technologies, Inc. Generating constant for microinstructions from modified immediate field during instruction translation
US9043580B2 (en) 2011-04-07 2015-05-26 Via Technologies, Inc. Accessing model specific registers (MSR) with different sets of distinct microinstructions for instructions of different instruction set architecture (ISA)
US9317288B2 (en) 2011-04-07 2016-04-19 Via Technologies, Inc. Multi-core microprocessor that performs x86 ISA and ARM ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline
US9336180B2 (en) 2011-04-07 2016-05-10 Via Technologies, Inc. Microprocessor that makes 64-bit general purpose registers available in MSR address space while operating in non-64-bit mode
US9146742B2 (en) 2011-04-07 2015-09-29 Via Technologies, Inc. Heterogeneous ISA microprocessor that preserves non-ISA-specific configuration state when reset to different ISA
US9645822B2 (en) 2011-04-07 2017-05-09 Via Technologies, Inc Conditional store instructions in an out-of-order execution microprocessor
US9274795B2 (en) 2011-04-07 2016-03-01 Via Technologies, Inc. Conditional non-branch instruction prediction
US9032189B2 (en) * 2011-04-07 2015-05-12 Via Technologies, Inc. Efficient conditional ALU instruction in read-port limited register file microprocessor
US8880857B2 (en) 2011-04-07 2014-11-04 Via Technologies, Inc. Conditional ALU instruction pre-shift-generated carry flag propagation between microinstructions in read-port limited register file microprocessor
US9378019B2 (en) 2011-04-07 2016-06-28 Via Technologies, Inc. Conditional load instructions in an out-of-order execution microprocessor
US8880851B2 (en) 2011-04-07 2014-11-04 Via Technologies, Inc. Microprocessor that performs X86 ISA and arm ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline
US8924695B2 (en) 2011-04-07 2014-12-30 Via Technologies, Inc. Conditional ALU instruction condition satisfaction propagation between microinstructions in read-port limited register file microprocessor
US9898291B2 (en) 2011-04-07 2018-02-20 Via Technologies, Inc. Microprocessor with arm and X86 instruction length decoders
US9244686B2 (en) 2011-04-07 2016-01-26 Via Technologies, Inc. Microprocessor that translates conditional load/store instructions into variable number of microinstructions
US9639359B2 (en) * 2013-05-21 2017-05-02 Advanced Micro Devices, Inc. Thermal-aware compiler for parallel instruction execution in processors
US12511122B2 (en) 2020-05-15 2025-12-30 Altera Corporation Hazard mitigation for lightweight processor cores

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5533235A (en) * 1978-08-30 1980-03-08 Toshiba Corp Microprogram control system
US6016543A (en) * 1997-05-14 2000-01-18 Mitsubishi Denki Kabushiki Kaisha Microprocessor for controlling the conditional execution of instructions
CN100347668C (zh) * 1997-08-29 2007-11-07 松下电器产业株式会社 指令变换装置
US6505296B2 (en) * 1997-10-13 2003-01-07 Hewlett-Packard Company Emulated branch effected by trampoline mechanism
US6170052B1 (en) * 1997-12-31 2001-01-02 Intel Corporation Method and apparatus for implementing predicated sequences in a processor with renaming
EP0992891A1 (de) * 1998-10-06 2000-04-12 Texas Instruments Inc. Ein Prozessor
JP3437135B2 (ja) * 1999-02-08 2003-08-18 松下電器産業株式会社 プログラム実行制御システム及びその方法
US6598153B1 (en) 1999-12-10 2003-07-22 International Business Machines Corporation Processor and method that accelerate evaluation of pairs of condition-setting and branch instructions
US6609190B1 (en) * 2000-01-06 2003-08-19 International Business Machines Corporation Microprocessor with primary and secondary issue queue
US6877086B1 (en) 2000-11-02 2005-04-05 Intel Corporation Method and apparatus for rescheduling multiple micro-operations in a processor using a replay queue and a counter
JP3900485B2 (ja) * 2002-07-29 2007-04-04 インターナショナル・ビジネス・マシーンズ・コーポレーション 最適化装置、コンパイラプログラム、最適化方法、及び記録媒体
GB2402510A (en) * 2003-06-05 2004-12-08 Advanced Risc Mach Ltd Predication instruction within a data processing system

Also Published As

Publication number Publication date
DE602006013415D1 (de) 2010-05-20
EP1846817A2 (de) 2007-10-24
JP4903720B2 (ja) 2012-03-28
KR100916168B1 (ko) 2009-09-08
CN101151591A (zh) 2008-03-26
WO2006086713A2 (en) 2006-08-17
CN100498693C (zh) 2009-06-10
JP2008530693A (ja) 2008-08-07
US20060179288A1 (en) 2006-08-10
WO2006086713A3 (en) 2006-11-16
KR20070101393A (ko) 2007-10-16
US7210024B2 (en) 2007-04-24
BRPI0606973A2 (pt) 2009-07-28
TW200641675A (en) 2006-12-01
IL185066A0 (en) 2007-12-03
EP1846817B1 (de) 2010-04-07

Similar Documents

Publication Publication Date Title
IL185066A0 (en) Conditional instruction execution via emissary instruction for condition evaluation
WO2009133354A3 (en) System for providing trace data in a data processor having a pipelined architecture
WO2012138950A3 (en) Conditional load instructions in an out-of-order execution microprocessor
EP2508979A3 (de) Effiziente konditionale Arithmetik- und Logikeinheit- (ALU) -Anweisung in leseanschlussbegrenztem Registerdatei-Mikroprozessor
GB2446329A (en) Remote execution of actions transparent to a user at registered remote entities in real-time
WO2006089189A3 (en) System and method of correcting a branch misprediction
WO2006004710A3 (en) Execution of hardware description language (hdl) programs
TW200705266A (en) System and method wherein conditional instructions unconditionally provide output
WO2014169160A3 (en) Compilation of transformation in recalculation user interface
WO2007104027A3 (en) Jtag power collapse debug
TW200500944A (en) Apparatus and method for managing a processor pipeline in response to exceptions
WO2008074382A8 (en) Obfuscating computer program code
GB2499353B (en) Determining the vulnerability of computer software applications to privilege-escalation attacks
WO2009055752A3 (en) Model-driven, repository-based application monitoring system
WO2008061105A3 (en) Method and system for instruction stuffing operations during non-intrusive digital signal processor debugging
TW200632744A (en) Methods and apparatus for distributing software applications
EP2555109A3 (de) Suchhilfsprogramm für Software-Entwickler
CL2012001353A1 (es) Método de detección de un evento de soja en una muestra basada en poner en contacto dicha muestra con un polinucleótido específico para el evento aad-12 pdab4468-0416; método para determinar cigocidad de dicho evento en una planta de soja y kit de detección de adn.
WO2008021607A3 (en) Selective branch target buffer (btb) allocation
WO2007085010A3 (en) Early conditional selection of an operand
WO2007076098A3 (en) Digital effects analysis in modeling environments
ATE545908T1 (de) Automatisierte leistungsvorhersage für dienstorientierte architekturen
WO2007092281A3 (en) Method and apparatus for simultaneous speculative threading
WO2005121949A3 (en) Avoiding register read-after-write hazards after speculative execution
TW200627145A (en) Updating instruction fault status register

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties