ATE470902T1 - Verarbeitungsarchitektur mit passiven threads und aktiven semaphoren - Google Patents

Verarbeitungsarchitektur mit passiven threads und aktiven semaphoren

Info

Publication number
ATE470902T1
ATE470902T1 AT04815467T AT04815467T ATE470902T1 AT E470902 T1 ATE470902 T1 AT E470902T1 AT 04815467 T AT04815467 T AT 04815467T AT 04815467 T AT04815467 T AT 04815467T AT E470902 T1 ATE470902 T1 AT E470902T1
Authority
AT
Austria
Prior art keywords
thread
active
dependency
state
semaphores
Prior art date
Application number
AT04815467T
Other languages
English (en)
Inventor
Hong Jiang
Thomas Piazza
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE470902T1 publication Critical patent/ATE470902T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526—Mutual exclusion algorithms
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/3009—Thread control instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Multi Processors (AREA)
  • Enzymes And Modification Thereof (AREA)
  • Complex Calculations (AREA)
  • Measurement And Recording Of Electrical Phenomena And Electrical Characteristics Of The Living Body (AREA)
  • Logic Circuits (AREA)
  • Executing Machine-Instructions (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)
AT04815467T 2003-12-31 2004-12-23 Verarbeitungsarchitektur mit passiven threads und aktiven semaphoren ATE470902T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/750,583 US7904907B2 (en) 2003-12-31 2003-12-31 Processing architecture having passive threads and active semaphores
PCT/US2004/043394 WO2005066779A1 (en) 2003-12-31 2004-12-23 Processing architecture having passive threads and active semaphores

Publications (1)

Publication Number Publication Date
ATE470902T1 true ATE470902T1 (de) 2010-06-15

Family

ID=34739104

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04815467T ATE470902T1 (de) 2003-12-31 2004-12-23 Verarbeitungsarchitektur mit passiven threads und aktiven semaphoren

Country Status (8)

Country Link
US (2) US7904907B2 (de)
EP (1) EP1700213B1 (de)
KR (1) KR100850387B1 (de)
CN (1) CN1898647B (de)
AT (1) ATE470902T1 (de)
DE (1) DE602004027658D1 (de)
TW (1) TWI302666B (de)
WO (1) WO2005066779A1 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7904907B2 (en) 2003-12-31 2011-03-08 Intel Corporation Processing architecture having passive threads and active semaphores
US7559063B2 (en) * 2004-06-03 2009-07-07 International Business Machines Corporation Program flow control in computer systems
US20070061808A1 (en) * 2005-09-15 2007-03-15 Sanjay Kumar Scheduler for a network processor
CN100388214C (zh) * 2005-12-30 2008-05-14 北京金山软件有限公司 一种多线程处理中的资源调用方法
JP3976065B2 (ja) * 2006-01-16 2007-09-12 セイコーエプソン株式会社 マルチプロセッサシステム及びマルチプロセッサシステムの割込み制御方法をコンピュータに実行させるためのプログラム
US10452820B2 (en) * 2007-06-26 2019-10-22 International Business Machines Corporation Thread-based software license management
US8190624B2 (en) * 2007-11-29 2012-05-29 Microsoft Corporation Data parallel production and consumption
US9250788B2 (en) * 2009-03-18 2016-02-02 IdentifyMine, Inc. Gesture handlers of a gesture engine
US8429371B2 (en) * 2010-03-23 2013-04-23 Avaya Inc. System and method for robust and efficient free chain management
US8949853B2 (en) 2011-08-04 2015-02-03 Microsoft Corporation Using stages to handle dependencies in parallel tasks
US9158610B2 (en) * 2011-08-04 2015-10-13 Microsoft Technology Licensing, Llc. Fault tolerance for tasks using stages to manage dependencies
CN103631665B (zh) * 2013-12-12 2017-11-07 北京奇安信科技有限公司 一种基于消息队列的线程间通信的方法和系统
US9348644B2 (en) * 2014-10-08 2016-05-24 International Business Machines Corporation Application-level dispatcher control of application-level pseudo threads and operating system threads
CN105045660A (zh) * 2015-07-27 2015-11-11 汉柏科技有限公司 一种动态回收资源的方法及系统
GB2560059B (en) * 2017-06-16 2019-03-06 Imagination Tech Ltd Scheduling tasks
KR102556413B1 (ko) * 2022-10-11 2023-07-17 시큐레터 주식회사 세마포어를 이용한 가상화 머신 관리 방법 및 이를 위한 장치
KR20240102798A (ko) * 2022-12-26 2024-07-03 리벨리온 주식회사 뉴럴 프로세서 및 이의 명령어 페치 방법
US12579011B1 (en) * 2023-02-27 2026-03-17 Nvidia Corporation Application programming interface to indicate semaphore wait dependencies
US12602230B1 (en) 2023-02-27 2026-04-14 Nvidia Corporation Application programming interface to indicate null-operation dependencies
US12443462B1 (en) 2023-02-27 2025-10-14 Nvidia Corporation Application programming interface using node dependencies
US12511106B1 (en) 2023-02-27 2025-12-30 Nvidia Corporation Application programming interface to indicate host dependencies
KR102639414B1 (ko) 2023-07-18 2024-02-23 메티스엑스 주식회사 멀티스레딩 프로세서 및 이의 동작 방법

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4725946A (en) * 1985-06-27 1988-02-16 Honeywell Information Systems Inc. P and V instructions for semaphore architecture in a multiprogramming/multiprocessing environment
US6018785A (en) * 1993-12-30 2000-01-25 Cypress Semiconductor Corp. Interrupt-generating hardware semaphore
US5771382A (en) * 1995-06-05 1998-06-23 International Business Machines Corporation System and method for synchronizing static variable initialization and reference under a multi-threaded computer environment
US5951672A (en) * 1997-07-02 1999-09-14 International Business Machines Corporation Synchronization method for work distribution in a multiprocessor system
US6026427A (en) * 1997-11-21 2000-02-15 Nishihara; Kazunori Condition variable to synchronize high level communication between processing threads
US7237013B2 (en) * 2001-04-16 2007-06-26 National Instruments Corporation Network system including data socket components for accessing internet semaphores
GB0118294D0 (en) * 2001-07-27 2001-09-19 Ibm Method and system for deadlock detection and avoidance
US6978330B1 (en) * 2002-04-04 2005-12-20 Applied Micro Circuits Corporation Shared resource access via declarations that contain a sequence number of a packet
US8549043B2 (en) * 2003-10-13 2013-10-01 Intel Corporation Concurrent insertion of elements into data structures
US7904907B2 (en) 2003-12-31 2011-03-08 Intel Corporation Processing architecture having passive threads and active semaphores

Also Published As

Publication number Publication date
HK1088417A1 (en) 2006-11-03
CN1898647B (zh) 2013-05-29
TWI302666B (en) 2008-11-01
US8448179B2 (en) 2013-05-21
CN1898647A (zh) 2007-01-17
US20050155034A1 (en) 2005-07-14
EP1700213B1 (de) 2010-06-09
KR100850387B1 (ko) 2008-08-04
US20110126208A1 (en) 2011-05-26
KR20060111660A (ko) 2006-10-27
WO2005066779A1 (en) 2005-07-21
EP1700213A1 (de) 2006-09-13
DE602004027658D1 (de) 2010-07-22
US7904907B2 (en) 2011-03-08
TW200532564A (en) 2005-10-01

Similar Documents

Publication Publication Date Title
ATE470902T1 (de) Verarbeitungsarchitektur mit passiven threads und aktiven semaphoren
ATE295566T1 (de) Rechnersystem mit niedrigem energieverbrauch
TW200745953A (en) System and method for grouping execution threads
TW200632740A (en) Thread livelock unit
ATE554444T1 (de) Verhaltensmodell auf der basis einer mehrthread- architektur
WO2000033185A3 (en) A multiple-thread processor for threaded software applications
GB2406188B (en) A method of enabling a multitasking computing device to conserve resources
Will et al. A real-time kernel for wireless sensor networks employed in rescue scenarios
WO2003058447A3 (en) A method and apparatus for suspending execution of a thread until a specified memory access occurs
WO2004068339A3 (en) Multithreaded processor with recoupled data and instruction prefetch
WO2006055864A3 (en) Method and apparatus for implementing task management of computer operations
DE60012132D1 (de) Mikroprozessor mit prüfinstruktionspeicher
DE60044752D1 (de) Verzweigungsbefehl für einen mehrfachverarbeitungsprozessor
ATE430962T1 (de) Gemeinsame cachespeicher-verwaltung bei einer vielzahl virtueller maschinen
TW200707170A (en) Power management of multiple processors
WO2001086415A3 (en) Priority in a portable thread environment
MY134441A (en) System for invoking a privilieged function in a device
MY130960A (en) System for providing transitions between operating modes of a device
TW200636576A (en) Data processing system having flexible instruction capability and selection mechanism
SG160411A1 (en) System and method of controlling power in a multi-threaded processor
WO2007076190A3 (en) Efficient task scheduling by assigning fixed registers to scheduler
MX2008000623A (es) Sistema y metodo para controlar multiples hilos de ejecucion de programa dentro de un procesador de hilos de ejecucion multiples.
TW200703106A (en) Processor
TW200500941A (en) Signal processing device and entertainment device
Ju et al. RTiK: Real-time implant kernel on microsoft windows

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties