ATE554444T1 - Verhaltensmodell auf der basis einer mehrthread- architektur - Google Patents

Verhaltensmodell auf der basis einer mehrthread- architektur

Info

Publication number
ATE554444T1
ATE554444T1 AT04815468T AT04815468T ATE554444T1 AT E554444 T1 ATE554444 T1 AT E554444T1 AT 04815468 T AT04815468 T AT 04815468T AT 04815468 T AT04815468 T AT 04815468T AT E554444 T1 ATE554444 T1 AT E554444T1
Authority
AT
Austria
Prior art keywords
thread
dependency
execution
state
active
Prior art date
Application number
AT04815468T
Other languages
English (en)
Inventor
Hong Jiang
Thomas Piazza
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE554444T1 publication Critical patent/ATE554444T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Debugging And Monitoring (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
AT04815468T 2003-12-31 2004-12-23 Verhaltensmodell auf der basis einer mehrthread- architektur ATE554444T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/750,090 US7614054B2 (en) 2003-12-31 2003-12-31 Behavioral model based multi-threaded architecture
PCT/US2004/043395 WO2005066768A2 (en) 2003-12-31 2004-12-23 Behavioral model based multi-threaded architecture

Publications (1)

Publication Number Publication Date
ATE554444T1 true ATE554444T1 (de) 2012-05-15

Family

ID=34711206

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04815468T ATE554444T1 (de) 2003-12-31 2004-12-23 Verhaltensmodell auf der basis einer mehrthread- architektur

Country Status (7)

Country Link
US (2) US7614054B2 (de)
EP (1) EP1700203B1 (de)
JP (1) JP4584935B2 (de)
CN (2) CN101189579B (de)
AT (1) ATE554444T1 (de)
TW (1) TWI279717B (de)
WO (1) WO2005066768A2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7614054B2 (en) * 2003-12-31 2009-11-03 Intel Corporation Behavioral model based multi-threaded architecture
GB0519597D0 (en) * 2005-09-26 2005-11-02 Imagination Tech Ltd Scalable multi-threaded media processing architecture
US7792864B1 (en) * 2006-06-14 2010-09-07 TransUnion Teledata, L.L.C. Entity identification and/or association using multiple data elements
US8701111B2 (en) * 2008-07-09 2014-04-15 International Business Machines Corporation Lock windows for reducing contention
US9348644B2 (en) * 2014-10-08 2016-05-24 International Business Machines Corporation Application-level dispatcher control of application-level pseudo threads and operating system threads
CN104572277B (zh) * 2014-12-17 2018-04-27 大唐移动通信设备有限公司 一种线程流控方法和装置
CN109254834B (zh) * 2017-07-13 2021-05-14 普天信息技术有限公司 一种多线程启动同步方法
US20190042332A1 (en) * 2017-08-03 2019-02-07 Next Silicon, Ltd. Hardware locking primitive system for hardware and methods for generating same
US11119782B2 (en) * 2018-05-07 2021-09-14 Micron Technology, Inc. Thread commencement using a work descriptor packet in a self-scheduling processor
US11099899B2 (en) * 2019-11-14 2021-08-24 Sas Institute Inc. Atomic pool manager for a data pool using a memory slot for storing a data object
CN112612582B (zh) * 2020-12-14 2024-05-28 北京和利时控制技术有限公司 信号量功能实现方法和装置
KR20240102798A (ko) * 2022-12-26 2024-07-03 리벨리온 주식회사 뉴럴 프로세서 및 이의 명령어 페치 방법
CN117076139B (zh) * 2023-10-17 2024-04-02 北京融为科技有限公司 数据处理方法及相关设备

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0381859A (ja) * 1989-08-25 1991-04-08 Nec Corp マルチプロセッサシステム
GB9123264D0 (en) * 1991-11-01 1991-12-18 Int Computers Ltd Semaphone arrangement for a data processing system
US6018785A (en) 1993-12-30 2000-01-25 Cypress Semiconductor Corp. Interrupt-generating hardware semaphore
US5852731A (en) 1995-06-05 1998-12-22 International Business Machines Corporation Computer program product for synchronizing static variable initialization and reference under a multi-threaded computer environment
CA2201275A1 (en) * 1997-03-27 1998-09-27 Chris L. Brealey Locking tool data objects in a framework environment
JP2001084235A (ja) 1999-09-10 2001-03-30 Nec Corp ロック粒度統計情報を利用した排他制御方法及びプログラムを記録した機械読み取り可能な記録媒体
US6687904B1 (en) * 1999-11-22 2004-02-03 Sun Microsystems, Inc. Method and apparatus for selecting a locking policy based on a per-object locking history
US7240058B2 (en) * 2002-03-01 2007-07-03 Sun Microsystems, Inc. Lock mechanism for a distributed data system
CN1212569C (zh) * 2002-11-01 2005-07-27 英业达股份有限公司 多线程自动测试方法
US7614054B2 (en) 2003-12-31 2009-11-03 Intel Corporation Behavioral model based multi-threaded architecture

Also Published As

Publication number Publication date
WO2005066768A2 (en) 2005-07-21
CN101189579A (zh) 2008-05-28
CN102622271B (zh) 2016-08-24
WO2005066768A3 (en) 2007-02-22
TWI279717B (en) 2007-04-21
TW200535694A (en) 2005-11-01
JP2007517328A (ja) 2007-06-28
CN102622271A (zh) 2012-08-01
US8914800B2 (en) 2014-12-16
US20100115518A1 (en) 2010-05-06
US20050149928A1 (en) 2005-07-07
CN101189579B (zh) 2012-03-07
JP4584935B2 (ja) 2010-11-24
EP1700203B1 (de) 2012-04-18
US7614054B2 (en) 2009-11-03
EP1700203A2 (de) 2006-09-13

Similar Documents

Publication Publication Date Title
ATE470902T1 (de) Verarbeitungsarchitektur mit passiven threads und aktiven semaphoren
Will et al. A real-time kernel for wireless sensor networks employed in rescue scenarios
WO2005066768A3 (en) Behavioral model based multi-threaded architecture
WO2006055864A3 (en) Method and apparatus for implementing task management of computer operations
TW201714103A (en) Application scheduling in heterogeneous multiprocessor computing platforms for maximal predicted performance gains
DE602004005025D1 (de) Instruktionen zur verarbeitung einer verschlusselten nachricht
MX2015014300A (es) Pre-generacion de un objeto de presentacion.
ATE430962T1 (de) Gemeinsame cachespeicher-verwaltung bei einer vielzahl virtueller maschinen
GB2485682A (en) Mapping of computer threads onto heterogeneous resources
RU2008133580A (ru) Разрешение выполнения множества задач, требующих расширенных прав
EP1788486A3 (de) Kooperatives Scheduling unter Verwendung von Coroutinen und Threads
WO2005078575A3 (en) Sharing idled processor execution resources
TW200707170A (en) Power management of multiple processors
SG160411A1 (en) System and method of controlling power in a multi-threaded processor
CN109739332A (zh) 一种多任务通用能耗优化方法
WO2006074024A3 (en) A mechanism for instruction set based thread execution on a plurality of instruction sequencers
Hwang et al. Least slack time rate first: New scheduling algorithm for multi-processor environment
TW200627285A (en) Hierarchical management for multiprocessor system with real time attributes
ATE406613T1 (de) Effiziente umschaltung zwischen priorisierten tasks
MX2008000623A (es) Sistema y metodo para controlar multiples hilos de ejecucion de programa dentro de un procesador de hilos de ejecucion multiples.
Pachchigar et al. Design and Implementation of Deadline based EDF Algorithm on ARM LPC2148
SA522431853B1 (ar) إدارة المهام من خلال تطبيقات سوفت كيبورد
Ju et al. RTiK: Real-time implant kernel on microsoft windows
Kopják et al. Event-driven control program models running on embedded systems
Gao et al. TTI: An Instruction Set Supporting Priority-Inversion-Free Time-Triggered Preemptive Scheduling in Real-Time Embedded Systems