ATE474262T1 - Kompakte galoisfeld-multiplikationsvorrichtung - Google Patents

Kompakte galoisfeld-multiplikationsvorrichtung

Info

Publication number
ATE474262T1
ATE474262T1 AT03808174T AT03808174T ATE474262T1 AT E474262 T1 ATE474262 T1 AT E474262T1 AT 03808174 T AT03808174 T AT 03808174T AT 03808174 T AT03808174 T AT 03808174T AT E474262 T1 ATE474262 T1 AT E474262T1
Authority
AT
Austria
Prior art keywords
galois field
polynomial
matrix section
circuit
multiplier
Prior art date
Application number
AT03808174T
Other languages
English (en)
Inventor
Yosef Stein
Joshua Kablotsky
Original Assignee
Analog Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Analog Devices Inc filed Critical Analog Devices Inc
Application granted granted Critical
Publication of ATE474262T1 publication Critical patent/ATE474262T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Error Detection And Correction (AREA)
  • Eye Examination Apparatus (AREA)
  • Complex Calculations (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
  • Measuring Pulse, Heart Rate, Blood Pressure Or Blood Flow (AREA)
  • Gyroscopes (AREA)
AT03808174T 2002-10-09 2003-10-09 Kompakte galoisfeld-multiplikationsvorrichtung ATE474262T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US41738402P 2002-10-09 2002-10-09
US10/395,620 US7177891B2 (en) 2002-10-09 2003-03-24 Compact Galois field multiplier engine
PCT/US2003/031886 WO2004034207A2 (en) 2002-10-09 2003-10-09 Compact galois field multiplier enginer

Publications (1)

Publication Number Publication Date
ATE474262T1 true ATE474262T1 (de) 2010-07-15

Family

ID=32095940

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03808174T ATE474262T1 (de) 2002-10-09 2003-10-09 Kompakte galoisfeld-multiplikationsvorrichtung

Country Status (9)

Country Link
US (1) US7177891B2 (de)
EP (1) EP1550046B1 (de)
JP (1) JP4739020B2 (de)
KR (1) KR100825855B1 (de)
CN (1) CN100389414C (de)
AT (1) ATE474262T1 (de)
AU (1) AU2003277314A1 (de)
DE (1) DE60333378D1 (de)
WO (1) WO2004034207A2 (de)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7082452B2 (en) * 2001-11-30 2006-07-25 Analog Devices, Inc. Galois field multiply/multiply-add/multiply accumulate
US7421076B2 (en) * 2003-09-17 2008-09-02 Analog Devices, Inc. Advanced encryption standard (AES) engine with real time S-box generation
KR100594265B1 (ko) * 2004-03-16 2006-06-30 삼성전자주식회사 매스킹 방법이 적용된 데이터 암호처리장치, ａｅｓ암호시스템 및 ａｅｓ 암호방법.
US7765252B1 (en) 2004-03-19 2010-07-27 Microsoft Corporation Five-term karatsuba-variant calculator
US7363336B1 (en) 2004-03-19 2008-04-22 Microsoft Corporation Six-term Karatsuba-variant calculator
AU2005255946C1 (en) * 2004-06-14 2009-10-29 The University Of North Carolina At Greensboro Systems and methods for digital content security
TWI253011B (en) * 2004-10-13 2006-04-11 Promise Technology Inc Galois field multiplier and multiplication method thereof
US7512647B2 (en) * 2004-11-22 2009-03-31 Analog Devices, Inc. Condensed Galois field computing system
US20070271325A1 (en) * 2006-05-08 2007-11-22 Nvidia Corporation Matrix multiply with reduced bandwidth requirements
US8650239B2 (en) * 2009-09-08 2014-02-11 Texas Instruments Incorporated Hardware implementation of a Galois field multiplier
RU2011107568A (ru) 2011-03-01 2012-09-10 ЭлЭсАй Корпорейшн (US) Устройство (варианты) и способ генерирования конструкции комбинационного умножителя конечного поля малой глубины
WO2013095493A1 (en) * 2011-12-22 2013-06-27 Intel Corporation Instructions to perform groestl hashing
US8914706B2 (en) 2011-12-30 2014-12-16 Streamscale, Inc. Using parity data for concurrent data authentication, correction, compression, and encryption
WO2013101136A1 (en) * 2011-12-30 2013-07-04 Intel Corporation Dual composite field advanced encryption standard memory encryption engine
US8683296B2 (en) 2011-12-30 2014-03-25 Streamscale, Inc. Accelerated erasure coding system and method
US9646105B2 (en) * 2012-11-08 2017-05-09 Texas Instruments Incorporated Reduced complexity hashing
US9740456B2 (en) * 2015-04-23 2017-08-22 Altera Corporation Circuitry and methods for implementing Galois-field reduction
EP3559811B1 (de) 2016-12-21 2024-04-24 Cryptography Research, Inc. Schutz paralleler multiplikationsoperationen vor externen überwachungsangriffen
KR101879516B1 (ko) * 2016-12-22 2018-07-17 한국항공우주연구원 디지털 디첩 처리 장치 및 방법
US10409615B2 (en) 2017-06-19 2019-09-10 The Regents Of The University Of Michigan Configurable arithmetic unit
CN107728993B (zh) * 2017-11-03 2021-07-13 深圳职业技术学院 一种基于全一不可约多项式的有限域乘法器
US10678507B2 (en) 2017-12-22 2020-06-09 Alibaba Group Holding Limited Programmable multiply-add array hardware
US11032061B2 (en) * 2018-04-27 2021-06-08 Microsoft Technology Licensing, Llc Enabling constant plaintext space in bootstrapping in fully homomorphic encryption
US20210279055A1 (en) * 2020-03-03 2021-09-09 Nvidia Corporation Technique for performing bit-linear transformations
CN112953566B (zh) * 2021-01-22 2025-05-16 极芯通讯技术(南京)有限公司 咬尾卷积编码方法和装置、电子设备和存储介质
CN114063973B (zh) * 2022-01-14 2022-04-22 苏州浪潮智能科技有限公司 伽罗华域乘法器及纠删编解码系统
US20240028341A1 (en) * 2023-03-22 2024-01-25 Intel Corporation Galois field multiply reduction and parallel hash

Family Cites Families (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1181461B (de) * 1963-10-08 1964-11-12 Telefunken Patent Adressenaddierwerk einer programm-gesteuerten Rechenmaschine
US3805037A (en) * 1972-02-22 1974-04-16 J Ellison N{40 th power galois linear gate
US4251875A (en) * 1979-02-12 1981-02-17 Sperry Corporation Sequential Galois multiplication in GF(2n) with GF(2m) Galois multiplication gates
US4722050A (en) * 1986-03-27 1988-01-26 Hewlett-Packard Company Method and apparatus for facilitating instruction processing of a digital computer
US4918638A (en) * 1986-10-15 1990-04-17 Matsushita Electric Industrial Co., Ltd. Multiplier in a galois field
FR2605769B1 (fr) * 1986-10-22 1988-12-09 Thomson Csf Operateur polynomial dans les corps de galois et processeur de traitement de signal numerique comportant un tel operateur
US4847801A (en) * 1987-10-26 1989-07-11 Cyclotomics, Inc. Compact galois field multiplier
FR2628862B1 (fr) * 1988-03-17 1993-03-12 Thomson Csf Multiplieur-additionneur parametrable dans les corps de galois, et son utilisation dans un processeur de traitement de signal numerique
US5095525A (en) * 1989-06-26 1992-03-10 Rockwell International Corporation Memory transformation apparatus and method
US5214763A (en) * 1990-05-10 1993-05-25 International Business Machines Corporation Digital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanism
US5446850A (en) * 1991-01-15 1995-08-29 International Business Machines Corporation Cross-cache-line compounding algorithm for scism processors
US5386523A (en) * 1992-01-10 1995-01-31 Digital Equipment Corporation Addressing scheme for accessing a portion of a large memory space
JPH05344006A (ja) * 1992-06-11 1993-12-24 Fujitsu Ltd 巡回符号生成装置及び巡回符号生成方法
US5379243A (en) * 1992-08-31 1995-01-03 Comstream Corporation Method and apparatus for performing finite field division
US5832290A (en) * 1994-06-13 1998-11-03 Hewlett-Packard Co. Apparatus, systems and method for improving memory bandwidth utilization in vector processing systems
US5689452A (en) * 1994-10-31 1997-11-18 University Of New Mexico Method and apparatus for performing arithmetic in large galois field GF(2n)
JP2963018B2 (ja) * 1994-11-08 1999-10-12 旭化成マイクロシステム株式会社 リード・ソロモン誤り訂正符号復号化回路
JPH08202533A (ja) * 1995-01-23 1996-08-09 Fujitsu Ltd 除算処理装置
US5754563A (en) * 1995-09-11 1998-05-19 Ecc Technologies, Inc. Byte-parallel system for implementing reed-solomon error-correcting codes
US5768168A (en) * 1996-05-30 1998-06-16 Lg Semicon Co., Ltd. Universal galois field multiplier
DE69731932T2 (de) * 1996-10-29 2006-02-16 International Business Machines Corp. Verfahren und Vorrichtung für zweistufige CRC-32-Berechnung
GB9627069D0 (en) * 1996-12-30 1997-02-19 Certicom Corp A method and apparatus for finite field multiplication
GB9707861D0 (en) * 1997-04-18 1997-06-04 Certicom Corp Arithmetic processor
JP3850511B2 (ja) * 1997-05-07 2006-11-29 日本テキサス・インスツルメンツ株式会社 リードソロモン復号装置
WO1999016175A1 (fr) * 1997-09-24 1999-04-01 Hitachi, Ltd. Circuit integre a semi-conducteurs et systeme de traitement de donnees
US6199086B1 (en) 1997-12-24 2001-03-06 Motorola, Inc. Circuit and method for decompressing compressed elliptic curve points
US6223320B1 (en) * 1998-02-10 2001-04-24 International Business Machines Corporation Efficient CRC generation utilizing parallel table lookup operations
US5999959A (en) * 1998-02-18 1999-12-07 Quantum Corporation Galois field multiplier
US5996057A (en) * 1998-04-17 1999-11-30 Apple Data processing system and method of permutation with replication within a vector register file
KR100296958B1 (ko) * 1998-05-06 2001-09-22 이석우 블록 데이터 암호화 장치
US6199087B1 (en) * 1998-06-25 2001-03-06 Hewlett-Packard Company Apparatus and method for efficient arithmetic in finite fields through alternative representation
JP2000172520A (ja) * 1998-12-04 2000-06-23 Fujitsu Ltd ガロア体演算プロセッサ
FI107094B (fi) * 1999-05-10 2001-05-31 Nokia Mobile Phones Ltd Menetelmä päivittää koodigeneraattorin lineaarinen palautesiirtorekisteri
FR2796736B1 (fr) 1999-07-20 2001-11-30 St Microelectronics Sa Procede pour effectuer une multiplication avec accumulation dans un corps de galois
JP3742293B2 (ja) * 1999-11-01 2006-02-01 株式会社東芝 剰余演算装置
US6434662B1 (en) * 1999-11-02 2002-08-13 Juniper Networks, Inc. System and method for searching an associative memory utilizing first and second hash functions
GB0023409D0 (en) * 2000-09-22 2000-11-08 Integrated Silicon Systems Ltd Data encryption apparatus
ATE286636T1 (de) 2001-03-27 2005-01-15 Amphion Semiconductor Ltd Vorrichtung zur wählbaren ver- bzw. entschlüsselung von daten
US6738794B2 (en) * 2001-04-10 2004-05-18 Analog Devices, Inc. Parallel bit correlator
US7269615B2 (en) * 2001-12-18 2007-09-11 Analog Devices, Inc. Reconfigurable input Galois field linear transformer system
US7082452B2 (en) * 2001-11-30 2006-07-25 Analog Devices, Inc. Galois field multiply/multiply-add/multiply accumulate
US6766345B2 (en) * 2001-11-30 2004-07-20 Analog Devices, Inc. Galois field multiplier system
US6587864B2 (en) * 2001-11-30 2003-07-01 Analog Devices, Inc. Galois field linear transformer
US7283628B2 (en) * 2001-11-30 2007-10-16 Analog Devices, Inc. Programmable data encryption engine
US7508937B2 (en) * 2001-12-18 2009-03-24 Analog Devices, Inc. Programmable data encryption engine for advanced encryption standard algorithm
US7000090B2 (en) * 2002-01-21 2006-02-14 Analog Devices, Inc. Center focused single instruction multiple data (SIMD) array system
US6941446B2 (en) * 2002-01-21 2005-09-06 Analog Devices, Inc. Single instruction multiple data array cell
US6865661B2 (en) * 2002-01-21 2005-03-08 Analog Devices, Inc. Reconfigurable single instruction multiple data array
US6829694B2 (en) * 2002-02-07 2004-12-07 Analog Devices, Inc. Reconfigurable parallel look up table system

Also Published As

Publication number Publication date
EP1550046B1 (de) 2010-07-14
JP2006503382A (ja) 2006-01-26
EP1550046A4 (de) 2006-09-27
DE60333378D1 (de) 2010-08-26
JP4739020B2 (ja) 2011-08-03
US7177891B2 (en) 2007-02-13
WO2004034207A3 (en) 2004-07-29
EP1550046A2 (de) 2005-07-06
KR100825855B1 (ko) 2008-04-28
AU2003277314A8 (en) 2004-05-04
WO2004034207A2 (en) 2004-04-22
KR20050083747A (ko) 2005-08-26
CN100389414C (zh) 2008-05-21
CN1717671A (zh) 2006-01-04
AU2003277314A1 (en) 2004-05-04
US20040078409A1 (en) 2004-04-22

Similar Documents

Publication Publication Date Title
DE60333378D1 (de) Kompakte galoisfeld-multiplikationsvorrichtung
ATE475136T1 (de) Galoisfeld-multiplikation/multiplikation- addition/multiplikation-akkumulierung
ATE459913T1 (de) Galoisfeld-multiplizierersystem
WO2006057948A3 (en) Condensed galois field computing system
Hariri et al. Bit-serial and bit-parallel montgomery multiplication and squaring over GF (2^ m)
TW200616317A (en) Method and apparatus for intelligently setting dead time
Machhout et al. Efficient hardware architecture of recursive Karatsuba-Ofman multiplier
US9417848B2 (en) Serial multiply accumulator for galois field
Cuevas-Farfan et al. Karatsuba-ofman multiplier with integrated modular reduction for (2) m gf
Chen et al. Reconfigurable Galois field multiplier
Sinthura et al. Implemenation and Analysis of Different 32-Bit Multipliers on Aspects of Power, Speed and Area
KR20000018636A (ko) 유한 필드에서의 긴 다항식 제산 방법과 그에따른 장치
Belmega et al. A trace inequality for positive definite matrices
TWI529614B (zh) 用於伽羅瓦場的串列乘積累加器
Sanjay et al. Design of Performance Centric Multiplier Architecture with Dynamic Adder Selection for Digital Signal Processing Applications
Ahmed et al. Efficient Modulo Multiplier.
Shylashree et al. FPGA implementation of high speed scalar multiplication for ECC in GF (p)
Sahoo et al. Multichannel filters for wireless networks: Lookup-table-based efficient implementation
Aravind et al. Optimizing chien search in BCH decoder
Bharathwaj et al. An alternate approach to modular multiplication for finite fields [GF (2/sup m/)] using Itoh Tsujii algorithm
Badiger et al. MAC Design for Power Optimization Using Compressor Technique for Digital Signal Processing
RU2011106012A (ru) УСТРОЙСТВО ДЛЯ ВЫЧИСЛЕНИЯ КОЭФФИЦИЕНТОВ БУЛЕВЫХ ПРЕОБРАЗОВАНИЙ НАД ПОЛЕМ ГАЛУА GF(2n)
Mohanty Design and implementation of faster and low power multipliers
Lalwani et al. Area efficient VLSI architecture for reversible Radix-2 FFT algorithm using folding technique and reversible gate
Al Ghouwayel et al. Complexity evaluation of a re-configurable butterfly with fpga for software radio systems

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties