ATE478384T1 - Datenübertragungsvorrichtung, anfrageausgabeeinheit und anfrageausgabeverfahren - Google Patents

Datenübertragungsvorrichtung, anfrageausgabeeinheit und anfrageausgabeverfahren

Info

Publication number
ATE478384T1
ATE478384T1 AT08290559T AT08290559T ATE478384T1 AT E478384 T1 ATE478384 T1 AT E478384T1 AT 08290559 T AT08290559 T AT 08290559T AT 08290559 T AT08290559 T AT 08290559T AT E478384 T1 ATE478384 T1 AT E478384T1
Authority
AT
Austria
Prior art keywords
data
request
request issue
transfer
request signal
Prior art date
Application number
AT08290559T
Other languages
English (en)
Inventor
Takeshi Kodaira
Original Assignee
Mimaki Eng Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mimaki Eng Kk filed Critical Mimaki Eng Kk
Application granted granted Critical
Publication of ATE478384T1 publication Critical patent/ATE478384T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
AT08290559T 2007-08-03 2008-06-13 Datenübertragungsvorrichtung, anfrageausgabeeinheit und anfrageausgabeverfahren ATE478384T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007203056A JP5041527B2 (ja) 2007-08-03 2007-08-03 データ転送装置、リクエスト発生装置、及びリクエスト発生方法

Publications (1)

Publication Number Publication Date
ATE478384T1 true ATE478384T1 (de) 2010-09-15

Family

ID=39743318

Family Applications (1)

Application Number Title Priority Date Filing Date
AT08290559T ATE478384T1 (de) 2007-08-03 2008-06-13 Datenübertragungsvorrichtung, anfrageausgabeeinheit und anfrageausgabeverfahren

Country Status (7)

Country Link
US (1) US20090037615A1 (de)
EP (1) EP2026214B1 (de)
JP (1) JP5041527B2 (de)
KR (1) KR100975333B1 (de)
CN (1) CN101357549B (de)
AT (1) ATE478384T1 (de)
DE (1) DE602008002188D1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8447897B2 (en) * 2011-06-24 2013-05-21 Freescale Semiconductor, Inc. Bandwidth control for a direct memory access unit within a data processing system
US9128925B2 (en) 2012-04-24 2015-09-08 Freescale Semiconductor, Inc. System and method for direct memory access buffer utilization by setting DMA controller with plurality of arbitration weights associated with different DMA engines
CN109484046B (zh) * 2018-10-15 2020-08-11 广东宝莱特医用科技股份有限公司 一种打印控制方法、控制系统及打印设备

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05233522A (ja) * 1992-02-24 1993-09-10 Matsushita Electric Ind Co Ltd Ｄｍａ転送装置
JPH06342414A (ja) * 1993-06-01 1994-12-13 Fujitsu Ltd データ転送装置
EP0653700B1 (de) * 1993-11-16 2002-01-30 Fujitsu Limited Netzwerkdrucker
US5752081A (en) * 1995-06-08 1998-05-12 Vlsi Technology, Inc. Signalling system and method for allowing a direct memory access (DMA) input/output (I/O) device on the peripheral component interconnect (PCI) bus to perform DMA transfers
JP3357972B2 (ja) 1996-02-02 2002-12-16 日本電気エンジニアリング株式会社 熱転写ラインプリンタ用データｄｍａ転送回路
JPH10320351A (ja) * 1997-05-15 1998-12-04 Kofu Nippon Denki Kk バッファ方式
JP3562563B2 (ja) * 1998-06-12 2004-09-08 ティアック株式会社 交換型記録媒体を使用するデ−タ蓄積装置
JP2000216935A (ja) * 1999-01-25 2000-08-04 Canon Inc 複合機器の情報処理システム
JP2000347980A (ja) * 1999-03-29 2000-12-15 Canon Inc 周辺装置、周辺装置の制御方法、記憶媒体、及び、情報処理システム
KR100335389B1 (ko) * 1999-12-07 2002-05-06 김덕중 비동기 전송모드 시스템의 셀 데이터 처리 장치 및 방법
JP2001180083A (ja) * 1999-12-24 2001-07-03 Fuji Xerox Co Ltd 印刷装置
JP2002163229A (ja) 2000-11-27 2002-06-07 Matsushita Electric Ind Co Ltd 連続ｄｍａリクエスト発行装置
JP3833128B2 (ja) * 2001-03-19 2006-10-11 キヤノン株式会社 印刷装置、電源制御方法、プログラム
JP2003122707A (ja) * 2001-10-10 2003-04-25 Nec Corp Ｉ２ｃバスを備えた電子機器及びバス制御方法
JP3659345B2 (ja) * 2001-11-14 2005-06-15 インターナショナル・ビジネス・マシーンズ・コーポレーション バス・システム及び信号伝送方法
JP4350404B2 (ja) * 2002-04-24 2009-10-21 キヤノン株式会社 記録装置及びその制御方法
JP2004078823A (ja) * 2002-08-22 2004-03-11 Oki Data Corp 画像形成システム及び画像形成装置
KR100514748B1 (ko) * 2003-05-12 2005-09-14 삼성전자주식회사 범용 직렬 버스의 프레임 시작 신호를 이용한 직접 메모리엑세스 방법 및 장치
US7130940B2 (en) * 2004-03-04 2006-10-31 Kabushiki Kaisha Toshiba Interface apparatus and image forming apparatus
US7676603B2 (en) * 2004-04-20 2010-03-09 Intel Corporation Write combining protocol between processors and chipsets
JP4836491B2 (ja) * 2005-05-20 2011-12-14 株式会社ソニー・コンピュータエンタテインメント 情報処理装置、システム、方法およびプロセッサ
JP4499008B2 (ja) * 2005-09-15 2010-07-07 富士通マイクロエレクトロニクス株式会社 Ｄｍａ転送システム

Also Published As

Publication number Publication date
CN101357549B (zh) 2012-05-30
KR20090014084A (ko) 2009-02-06
JP2009037526A (ja) 2009-02-19
EP2026214A1 (de) 2009-02-18
KR100975333B1 (ko) 2010-08-12
DE602008002188D1 (de) 2010-09-30
JP5041527B2 (ja) 2012-10-03
US20090037615A1 (en) 2009-02-05
CN101357549A (zh) 2009-02-04
EP2026214B1 (de) 2010-08-18

Similar Documents

Publication Publication Date Title
IL185067A0 (en) Flow control method to improve data transfer via a switch matrix
EP2184581A4 (de) Eingabeeinrichtung, steuerung, steuersystem, steuerverfahren und handgerät
WO2010085340A3 (en) Host controller
FR2904391B1 (fr) Appareil et procede de commande pour transmission automatique.
ATE437440T1 (de) Konfigurierbare steuerung von bereitschaft/belegt
TW200739354A (en) Method and device for reduced read latency of non-volatile memory
EP1854297A4 (de) Anordnung, system und verfahren zur zugangkontrolle
IL195936A0 (en) Apparatus for access control, and read/write device
TW200639714A (en) Nonvolatile memory card adaptable to plural specifications
TW200601351A (en) Semiconductor memory device having test mode for data access time
FR2888211B1 (fr) Dispositif et procede de pilotage en lacets pour tuyere a section de sortie rectangulaire
ATE478384T1 (de) Datenübertragungsvorrichtung, anfrageausgabeeinheit und anfrageausgabeverfahren
TW200723006A (en) SPI device
BRPI0817606A2 (pt) Dispositivo de suprimento de dados, dispositivo de saída de dados, sistema de saída de dados, sistema de exibição de dados, método de suprimento de dados, método de saída de dados, e programa
TW200735099A (en) Semiconductor memory, memory system, and operation method of semiconductor memory
EP2495751A4 (de) Produktherstellungsverfahren und produktherstellungssystem
EP2213518A4 (de) Anzeigesystem, ausgabevorrichtung für anzeigedaten, anzeigesteuerung, verfahren zur anzeigesteuerung, programm zur anzeigesteuerung und computerlesbares aufzeichnungsmedium
ATE550710T1 (de) System und verfahren zum disambiguieren von stricheingaben
TW200723001A (en) Delayed memory access request arbitration
DE602005021350D1 (de) Dampfsystem mit mechanischer dynamik für eine vorrichtung
DE602007000533D1 (de) Systemcontroller, Datenprozessor und Ein-/Ausgabesteuerverfahren
EP1988466A4 (de) Cache-speicheranordnung und cache-speichersteuerverfahren
ATE522869T1 (de) System mit prozessor und eingabe-ausgabe- steuerung
TW200723302A (en) Semiconductor memory device including reset control circuit
TW200720674A (en) Intellegent test system and related method for testing an electronic product

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties