ATE491263T1 - Schätzung von timing-fehlern in einem zeitlich verschachtelten analog/digital-umsetzersystem - Google Patents

Schätzung von timing-fehlern in einem zeitlich verschachtelten analog/digital-umsetzersystem

Info

Publication number
ATE491263T1
ATE491263T1 AT05711027T AT05711027T ATE491263T1 AT E491263 T1 ATE491263 T1 AT E491263T1 AT 05711027 T AT05711027 T AT 05711027T AT 05711027 T AT05711027 T AT 05711027T AT E491263 T1 ATE491263 T1 AT E491263T1
Authority
AT
Austria
Prior art keywords
time
estimation
analog
nested
digital converter
Prior art date
Application number
AT05711027T
Other languages
English (en)
Inventor
Per Loewenborg
Hakan Johansson
Original Assignee
Signal Proc Devices Sweden Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Signal Proc Devices Sweden Ab filed Critical Signal Proc Devices Sweden Ab
Application granted granted Critical
Publication of ATE491263T1 publication Critical patent/ATE491263T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/0836—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of phase error, e.g. jitter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/1205—Multiplexed conversion systems
    • H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
    • H03M1/1215—Interleaved, i.e. using multiple converters or converter parts for one channel using time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Photoreceptors In Electrophotography (AREA)
  • Measuring Pulse, Heart Rate, Blood Pressure Or Blood Flow (AREA)
  • Television Signal Processing For Recording (AREA)
AT05711027T 2005-02-04 2005-02-04 Schätzung von timing-fehlern in einem zeitlich verschachtelten analog/digital-umsetzersystem ATE491263T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/SE2005/000149 WO2006083199A1 (en) 2005-02-04 2005-02-04 Estimation of timing errors in a time-interleaved analog to digital converter system

Publications (1)

Publication Number Publication Date
ATE491263T1 true ATE491263T1 (de) 2010-12-15

Family

ID=36777509

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05711027T ATE491263T1 (de) 2005-02-04 2005-02-04 Schätzung von timing-fehlern in einem zeitlich verschachtelten analog/digital-umsetzersystem

Country Status (5)

Country Link
US (1) US7741982B2 (de)
EP (1) EP1844550B1 (de)
AT (1) ATE491263T1 (de)
DE (1) DE602005025254D1 (de)
WO (1) WO2006083199A1 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008149255A2 (en) * 2007-06-04 2008-12-11 Nxp B.V. Error processing in time interleaved signal processing devices
US7825838B1 (en) * 2008-09-05 2010-11-02 National Semiconductor Corporation Capacitor rotation method for removing gain error in sigma-delta analog-to-digital converters
US7839323B2 (en) 2008-12-29 2010-11-23 Intersil Americas, Inc. Error estimation and correction in a two-channel time-interleaved analog-to-digital converter
US7898446B2 (en) 2009-06-03 2011-03-01 Texas Instruments Incorporated Correction of sampling mismatch in time-interleaved analog-to-digital converters
US8604952B2 (en) 2011-04-29 2013-12-10 Intersil Americas LLC Multiplier-free algorithms for sample-time and gain mismatch error estimation in a two-channel time-interleaved analog-to-digital converter
US8643517B2 (en) 2011-04-29 2014-02-04 Intersil Americas LLC Gradient-based approach to sample-time mismatch error calibration in a two-channel time-interleaved analog-to-digital converter
US8779952B1 (en) 2012-04-12 2014-07-15 Pmc-Sierra Us, Inc. Background calibration of threshold errors in analog to digital converters
US8810442B1 (en) 2013-02-14 2014-08-19 Pmc-Sierra Us, Inc. Background calibration of aperture center errors in analog to digital converters
EP2773045B1 (de) 2013-03-02 2019-02-13 HENSOLDT Sensors GmbH Verfahren zur Fehlanpassungskorrektur des Ausgangssisgnals eines zeitverschachtelten Analog-Digital-Wandlers
CN103326724B (zh) * 2013-05-22 2017-05-17 北京工业大学 一种新的针对tiadc系统时间误差的估计方法
TWI517590B (zh) * 2013-06-18 2016-01-11 瑞昱半導體股份有限公司 估算時間交錯類比數位轉換器中第一、第二類比數位轉換器之間之取樣延遲誤差的方法與裝置
CN104038226B (zh) 2014-06-25 2018-06-05 华为技术有限公司 多通道时间交织模数转换器
US9143147B1 (en) * 2014-07-03 2015-09-22 Keysight Technologies, Inc. Calibration of inter-slice gain and offset errors in time-interleaved analog-to- digital converter
US9231608B1 (en) 2015-03-19 2016-01-05 Teledyne Lecroy, Inc. Method and apparatus for correction of time interleaved ADCs
US10158509B2 (en) * 2015-09-23 2018-12-18 Innophase Inc. Method and apparatus for polar receiver with phase-amplitude alignment
US9673829B1 (en) 2015-12-02 2017-06-06 Innophase, Inc. Wideband polar receiver architecture and signal processing methods
US10122397B2 (en) 2017-03-28 2018-11-06 Innophase, Inc. Polar receiver system and method for Bluetooth communications
US10108148B1 (en) 2017-04-14 2018-10-23 Innophase Inc. Time to digital converter with increased range and sensitivity
US10503122B2 (en) 2017-04-14 2019-12-10 Innophase, Inc. Time to digital converter with increased range and sensitivity
US10135475B1 (en) * 2017-10-11 2018-11-20 The Boeing Company Dynamic low-latency processing circuits using interleaving
US11095296B2 (en) 2018-09-07 2021-08-17 Innophase, Inc. Phase modulator having fractional sample interval timing skew for frequency control input
US10622959B2 (en) 2018-09-07 2020-04-14 Innophase Inc. Multi-stage LNA with reduced mutual coupling
US10840921B2 (en) 2018-09-07 2020-11-17 Innophase Inc. Frequency control word linearization for an oscillator
WO2020146408A1 (en) 2019-01-07 2020-07-16 Innophase, Inc. Using a multi-tone signal to tune a multi-stage low-noise amplifier
US10728851B1 (en) 2019-01-07 2020-07-28 Innophase Inc. System and method for low-power wireless beacon monitor

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5239299A (en) * 1991-08-06 1993-08-24 Trw Inc. Digital equalization of time interleaved analog to digital converters
JPH0580633A (ja) * 1991-09-18 1993-04-02 Minolta Camera Co Ltd 画像形成装置
US5294926A (en) * 1992-10-09 1994-03-15 Hewlett-Packard Company Timing and amplitude error estimation for time-interleaved analog-to-digital converters
US5568142A (en) * 1994-10-20 1996-10-22 Massachusetts Institute Of Technology Hybrid filter bank analog/digital converter
US6690311B2 (en) * 1998-11-20 2004-02-10 Telefonaktiebolaget Lm Ericsson (Publ) Adaptively calibrating analog-to-digital conversion with correction table indexing
GB2347289B (en) * 1999-02-17 2001-01-10 Advantest Corp A high-speed waveform digitizer with a phase correcting means and a method therefor
SE518092C2 (sv) * 2000-10-02 2002-08-27 Ericsson Telefon Ab L M Förfarande resp. digital signalbehandlingsanordning för rekonstruktion av olikformigt samplade signaler.
US6522282B1 (en) * 2001-11-07 2003-02-18 Telefonaktiebolaget Lm Ericsson (Publ) Estimation of timing offsets in parallel A/D converters
SE525470C2 (sv) 2003-01-15 2005-03-01 Infineon Technologies Ag Metod och anordning för att uppskatta tidsfel i ett system med tidssammanflätade A/D omvandlare

Also Published As

Publication number Publication date
WO2006083199A1 (en) 2006-08-10
US20080291064A1 (en) 2008-11-27
DE602005025254D1 (de) 2011-01-20
EP1844550A1 (de) 2007-10-17
EP1844550B1 (de) 2010-12-08
US7741982B2 (en) 2010-06-22

Similar Documents

Publication Publication Date Title
ATE491263T1 (de) Schätzung von timing-fehlern in einem zeitlich verschachtelten analog/digital-umsetzersystem
US9270292B2 (en) Efficient time-interleaved analog-to-digital converter
US8269657B2 (en) Background calibration of offsets in interleaved analog to digital converters
US7916051B1 (en) Bandwidth mismatch estimation for time interleaved ADCs
CN108494402B (zh) 一种基于正弦拟合的tiadc系统误差估计和补偿方法
CN105075126B (zh) 对时间交织模数转换器的不完美的估计
DE602006014063D1 (de) Phasendetektionsschaltung, Resolver/Analog-Konverter mit dieser Schaltung, Verfahren zur Analog/Digital Wandelung einer Analogsignals und Steuersystem mit dem Konverter
MX376695B (es) Sistema de convertidor analogico a digital.
EP2779463A3 (de) Hintergrundkalibrierung von durch Eingangssignalabhängigkeit verursachten Fehler in der Referenzspannung eines A/D-Wandlers
TW200637165A (en) Receiver capable of correcting mismatch of time-interleaved parallel ADC and method thereof
EP2779466A3 (de) System, Verfahren und Aufzeichnungsmedium zur Kalibrierung eines Analog/Digitalwandlers
WO2010033232A3 (en) Unified architecture for folding adc
CN105024696A (zh) 多通道并行模数转换系统采样时间误差的校准装置及方法
EP2680443A3 (de) Kompensation für Kanalungleichgewicht in einem mehrkanaligen Analog-zu-Digital-Wandler (ADC)
US20160191071A1 (en) Method and apparatus for calibration of a time interleaved adc
JP2016509450A (ja) 構成可能なタイムインターリーブ型アナログ／デジタル変換器
EP2043267A4 (de) Analog-digital-wandler, a/d-wandlerstufe, verfahren zum erzeugen eines einem analogsignal entsprechenden digitalsignals und verfahren zum erzeugen eines den umwandlungsfehler in der a/d-wandlerstufe anzeigenden signals
TW200642294A (en) Double-sampled, time-interleaved analog to digital converter
JP2013538513A5 (de)
MX2013001465A (es) Etapa de conversion de analogico a digital y metodo de sincronizacion de fase para digitalizar dos o mas señales analogicas
US9178525B2 (en) Mismatch corrector
WO2017113305A1 (zh) 一种校正装置和方法
WO2009115990A3 (en) Flash analog-to-digital converter
GB2562555A (en) Digital to analogue conversion
Chen et al. Digital background calibration for timing mismatch in time-interleaved ADCs

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties