ATE491327T1 - Verfahren zur herstellung eines keramischen, mehrschichtsubstrats - Google Patents

Verfahren zur herstellung eines keramischen, mehrschichtsubstrats

Info

Publication number
ATE491327T1
ATE491327T1 AT07743047T AT07743047T ATE491327T1 AT E491327 T1 ATE491327 T1 AT E491327T1 AT 07743047 T AT07743047 T AT 07743047T AT 07743047 T AT07743047 T AT 07743047T AT E491327 T1 ATE491327 T1 AT E491327T1
Authority
AT
Austria
Prior art keywords
ceramic
conductive patterns
green
boundary
producing
Prior art date
Application number
AT07743047T
Other languages
English (en)
Inventor
Akiyoshi Kawamura
Takayuki Tsukizawa
Tetsuya Ikeda
Original Assignee
Murata Manufacturing Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co filed Critical Murata Manufacturing Co
Application granted granted Critical
Publication of ATE491327T1 publication Critical patent/ATE491327T1/de

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
    • H05K3/0052—Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0272—Adaptations for fluid transport, e.g. channels, holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/0909—Preformed cutting or breaking line
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09145—Edge details
    • H05K2201/09163—Slotted edge
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/16—Two dimensionally sectional layer
    • Y10T428/163—Next to unitary web or sheet of equal or greater extent
    • Y10T428/164—Continuous two dimensionally sectional layer
    • Y10T428/166—Glass, ceramic, or metal sections [e.g., floor or wall tile, etc.]

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Devices For Post-Treatments, Processing, Supply, Discharge, And Other Processes (AREA)
  • Structure Of Printed Boards (AREA)
  • Laminated Bodies (AREA)
AT07743047T 2006-05-29 2007-05-09 Verfahren zur herstellung eines keramischen, mehrschichtsubstrats ATE491327T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006148246 2006-05-29
PCT/JP2007/059612 WO2007138826A1 (ja) 2006-05-29 2007-05-09 セラミック多層基板の製造方法

Publications (1)

Publication Number Publication Date
ATE491327T1 true ATE491327T1 (de) 2010-12-15

Family

ID=38778346

Family Applications (1)

Application Number Title Priority Date Filing Date
AT07743047T ATE491327T1 (de) 2006-05-29 2007-05-09 Verfahren zur herstellung eines keramischen, mehrschichtsubstrats

Country Status (8)

Country Link
US (1) US8105453B2 (de)
EP (1) EP2023701B1 (de)
JP (1) JP4803185B2 (de)
KR (1) KR100989342B1 (de)
CN (1) CN101341808B (de)
AT (1) ATE491327T1 (de)
DE (1) DE602007011058D1 (de)
WO (1) WO2007138826A1 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE602007011286D1 (de) * 2006-08-07 2011-01-27 Murata Manufacturing Co Verfahren zur herstellung eines keramischen, mehrschichtsubstrats
KR100887127B1 (ko) * 2007-11-23 2009-03-04 삼성전기주식회사 적층 세라믹 기판의 제조방법
KR101175412B1 (ko) * 2008-02-19 2012-08-20 가부시키가이샤 무라타 세이사쿠쇼 적층형 세라믹 전자부품의 제조방법
KR101018102B1 (ko) * 2008-08-25 2011-02-25 삼성전기주식회사 다층 ｌｔｃｃ 기판 및 그 제조방법
DE102008046336A1 (de) * 2008-09-09 2010-03-11 Osram Gesellschaft mit beschränkter Haftung LTCC-Schichtstapel
JP2010245088A (ja) * 2009-04-01 2010-10-28 Murata Mfg Co Ltd 積層型セラミック電子部品の製造方法
JP5673064B2 (ja) * 2010-12-15 2015-02-18 株式会社村田製作所 コイル内蔵基板の製造方法
CA2823578C (en) 2010-12-30 2016-09-20 Saint-Gobain Abrasives, Inc. Coated abrasive aggregates and products containing same
JP5921074B2 (ja) * 2011-03-17 2016-05-24 株式会社村田製作所 積層基板の製造方法
JP5945099B2 (ja) 2011-04-20 2016-07-05 日本特殊陶業株式会社 配線基板、多数個取り配線基板、およびその製造方法
KR20140075718A (ko) 2011-09-29 2014-06-19 생-고뱅 어브레이시브즈, 인코포레이티드 연마 제품 및 경질 표면 마무리 방법
WO2013057867A1 (ja) * 2011-10-21 2013-04-25 パナソニック株式会社 半導体装置
JP4999029B1 (ja) * 2011-11-11 2012-08-15 株式会社Ｍａｒｕｗａ 裁断焼結セラミックシート及びその製造方法
JP5682548B2 (ja) * 2011-12-14 2015-03-11 株式会社村田製作所 積層型インダクタ素子およびその製造方法
US9321947B2 (en) 2012-01-10 2016-04-26 Saint-Gobain Abrasives, Inc. Abrasive products and methods for finishing coated surfaces
WO2013138765A1 (en) 2012-03-16 2013-09-19 Saint-Gobain Abrasives, Inc. Abrasive products and methods for finishing surfaces
US8968435B2 (en) 2012-03-30 2015-03-03 Saint-Gobain Abrasives, Inc. Abrasive products and methods for fine polishing of ophthalmic lenses
TW201440983A (zh) * 2013-04-24 2014-11-01 蔚華科技股份有限公司 微型被動元件之製造方法
KR101490760B1 (ko) * 2013-07-04 2015-02-11 에스케이씨 주식회사 재단 적층 시트 및 그 제조방법
KR20150121567A (ko) 2014-04-21 2015-10-29 삼성전기주식회사 적층 세라믹 커패시터 및 그의 제조 방법
US9724897B2 (en) * 2015-01-07 2017-08-08 Emisense Technologies, Llc Processing method for constraining lower melting point metals within ceramic laminates during sintering
CN105098300A (zh) * 2015-09-11 2015-11-25 禾邦电子（中国）有限公司 共模滤波器及其制造方法
JP6781258B2 (ja) * 2016-07-21 2020-11-04 日本碍子株式会社 センサ素子の製造方法
JP7180619B2 (ja) * 2020-01-10 2022-11-30 Tdk株式会社 電子部品及びその製造方法
TWI775280B (zh) * 2021-01-20 2022-08-21 力晶積成電子製造股份有限公司 電容集成結構、電容單元及其製造方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4353957A (en) * 1973-09-24 1982-10-12 Tam Ceramics Inc. Ceramic matrices for electronic devices and process for forming same
JPS6252917A (ja) * 1985-08-30 1987-03-07 株式会社村田製作所 単板コンデンサの製造方法
JPH0438071U (de) 1990-07-27 1992-03-31
JPH0575262A (ja) 1991-09-11 1993-03-26 Matsushita Electric Ind Co Ltd セラミツク多層配線基板の製造方法
EP0582881B1 (de) * 1992-07-27 1997-12-29 Murata Manufacturing Co., Ltd. Elektronisches Vielschichtbauteil, Verfahren zur dessen Herstellung und Verfahren zur Messung seiner Charakteristiken
JPH0685460A (ja) * 1992-09-07 1994-03-25 Fujitsu Ltd 多層セラミック基板の製造方法
JP3330104B2 (ja) * 1999-07-29 2002-09-30 京セラ株式会社 多数個取りセラミック配線基板の製造方法
JP2001332857A (ja) * 2000-05-22 2001-11-30 Kyocera Corp 配線基板の製造方法
JP2002016359A (ja) * 2000-06-27 2002-01-18 Kyocera Corp 配線基板の製造方法
JP3785903B2 (ja) 2000-07-21 2006-06-14 株式会社村田製作所 多層基板及びその製造方法
JP2002226259A (ja) * 2000-11-29 2002-08-14 Murata Mfg Co Ltd セラミック電子部品の基体用組成物、セラミック電子部品および積層型セラミック電子部品の製造方法
JP2002270459A (ja) 2001-03-06 2002-09-20 Taiyo Yuden Co Ltd 積層セラミック電子部品の製造方法
JP2003017851A (ja) * 2001-06-29 2003-01-17 Murata Mfg Co Ltd 多層セラミック基板の製造方法
JP2003246680A (ja) * 2002-02-26 2003-09-02 Murata Mfg Co Ltd 多層セラミック基板の製造方法
WO2005039263A1 (ja) * 2003-10-17 2005-04-28 Hitachi Metals, Ltd. 多層セラミック基板及びその製造方法並びにこれを用いた電子機器
JP3908715B2 (ja) * 2003-10-24 2007-04-25 Ｔｄｋ株式会社 積層セラミックコンデンサ
JP4470158B2 (ja) * 2003-10-24 2010-06-02 日立金属株式会社 多層セラミック基板の製造方法および多層セラミック基板
JP4291187B2 (ja) * 2004-03-24 2009-07-08 Ｔｄｋ株式会社 外部電極内蔵層の形成方法およびそれを使用する積層型電子部品の製造方法
JP2005229135A (ja) * 2005-04-22 2005-08-25 Ngk Spark Plug Co Ltd セラミック製配線基板及びその製造方法
JP2006245592A (ja) * 2006-03-20 2006-09-14 Kyocera Corp 配線基板
DE602007011286D1 (de) * 2006-08-07 2011-01-27 Murata Manufacturing Co Verfahren zur herstellung eines keramischen, mehrschichtsubstrats

Also Published As

Publication number Publication date
EP2023701A4 (de) 2009-05-20
JP4803185B2 (ja) 2011-10-26
US8105453B2 (en) 2012-01-31
CN101341808A (zh) 2009-01-07
EP2023701A1 (de) 2009-02-11
JPWO2007138826A1 (ja) 2009-10-01
WO2007138826A1 (ja) 2007-12-06
DE602007011058D1 (de) 2011-01-20
EP2023701B1 (de) 2010-12-08
KR20080033996A (ko) 2008-04-17
KR100989342B1 (ko) 2010-10-25
US20080135155A1 (en) 2008-06-12
CN101341808B (zh) 2010-06-23

Similar Documents

Publication Publication Date Title
DE602007011058D1 (de) Verfahren zur herstellung eines keramischen, mehrschichtsubstrats
ATE492147T1 (de) Verfahren zur herstellung eines keramischen, mehrschichtsubstrats
DE602004030085D1 (de) Verfahren zur Herstellung eines mehrschichtigen elektronischen Bauelementes und mehrschichtiges Bauelement
ATE514320T1 (de) Mehrschichtiges keramiksubstrat, elektronische komponente und verfahren zur herstellung eines mehrschichtigen keramiksubstrats
FI20060447A7 (fi) Menetelmä elektronisilla komponenteilla upotetun piirilevyn valmistamiseksi
EP1335393A4 (de) Verfahren zum herstellen elektronischer teile und glied zur herstellung dafür
FI20075572L (fi) Sulatettu komponenttinen monikerrospiirilevy ja sen valmistusmenetelmä
WO2011006634A3 (de) Verfahren zur herstellung eines mehrschichtkörpers sowie mehrschichtkörper
WO2011126646A3 (en) Improved backdrilling of multilayer printed circuit boards
ATE528801T1 (de) Piezokeramischer vielschichtaktor und verfahren zu seiner herstellung
TW200802775A (en) An embedded electronic device and method for manufacturing an embedded electronic device
WO2011155750A3 (ko) 평판 스피커용 다층 구조의 보이스 필름
TW200614296A (en) Method for manufacturing multilayer electronic component
WO2007106642A3 (en) Method for forming embedded capacitors on a printed circuit board, and resultant printed circuit board
MX2009010232A (es) Una tarjeta gradual y metodo para fabricar una tarjeta gradual.
FI20050645A0 (fi) Menetelmä piirilevyrakenteen valmistamiseksi ja piirilevyrakenne
IL182371A0 (en) Patterns of conductive objects on a substrate and method of producing thereof
WO2007104171A3 (fr) Procede de fabrication par liga-uv d'une structure metallique multicouche a couches adjacentes non entierement superposees, et structure obtenue
ATE535138T1 (de) Elektronisches verbundbauteil und verfahren zu seiner herstellung
WO2009069683A1 (ja) 多層プリント配線板の製造方法
TWI561373B (zh) 附載體銅箔、使用其之覆銅積層板、印刷配線板、印刷電路板及印刷配線板之製造方法
EP1881751A4 (de) Mehrschichtige keramikleiterplatte
MY154122A (en) Electronic circuit, method for forming same, and copper clad laminate for forming electronic circuit
TW200741770A (en) Production method of multilayer ceramic electronic device
TW200634999A (en) Multilayer wiring board and its manufacturing method

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties